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There has been relentless effort on the physical scaling of silicon (Si) metal-oxide-
semiconductor field-effect transistors (MOSFETs) in pursuit of higher computing power in the 
past decades. Silicon and germanium (Ge) based nanowires are compatible with the standard Si 
process and promising for the ultimately scaled devices, by allowing the gate-all-around geometry 
and integration of strain engineering through radial heterostructures to address device-scaling 
limitations. In the first part of the thesis, advances in probing the strain of radial nanowire 
heterostructures and carrier mobility enhancement through strain engineering are presented. We 
present a sequence of structural characterization techniques for Ge-SixGe1-x and Si-SixGe1-x core-
shell nanowires that extends to all types of Si-Ge radial nanowire heterostructures examined in the 
thesis. We combine planar and cross-sectional transmission electron microscopy to identify the 
crystal structure, orientation and morphology of the nanowire heterostructures. We then apply 
continuum elasticity model to calculate the strain distribution, which coupled with the lattice 
dynamic theory yields the Ge-Ge or Si-Si Raman modes under strain, showing good agreement 
with the experimental values acquired via Raman spectroscopy. We also study the electrical 
properties of SixGe1-x-Si core-shell nanowires by fabricating and characterizing n-type MOSFETs, 
ix 
 
and show that the tensile strain in the Si shell leads to a 40% electron mobility enhancement 
compared to bare Si nanowire MOSFETs. Additionally, we demonstrate both n-type and p-type 
MOSFETs using SixGe1-x-Ge-Si core-double-shell nanowires as channel, designed so that holes 
populate the Ge shell and electrons populate the Si shell, with mobility enhancement of both 
carriers thanks to the compressive and tensile strain in the respective region. We also extract the 
valence band offset from the decoupled hole transport in the two shells at low temperature, 
overcoming the issue that most techniques available to probe the band structure in planar 
heterostructures are not promptly applicable.  
Reducing the operation temperature provides an additional path for system optimization in 
addition to the shrinking of device geometry. In the second part of the thesis, we explore a Boolean 
logic device suitable for cryogenic computing. We execute a combined effort of modeling and 
experimental characterization to examine the feasibility of Josephson junction field-effect 
transistors (JJ-FETs) for logic device applications at low temperatures. JJ-FETs are similar to 
MOSFETs, with their source and drain electrodes being superconducting at the operation 
temperature. We develop a compact model for JJ-FETs operating in the short ballistic regime, and 
perform circuit level simulations to investigate the criteria of signal restoration and fan-out for JJ-
FET logic gates. We also experimentally demonstrate the operation of JJ-FETs based on an InAs 
quantum well heterostructure platform. We perform self-consistent Poisson-Schrödinger 
simulations, finding different gate voltage regimes where carriers populate one or more subbands 
in different vertical positions of the heterostructure. Furthermore, we extend the short ballistic 
model to interpret the experimental data, and discuss the impact of a low oxide/channel interface 
quality on the implementation of practical JJ-FET logic devices.   
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Chapter 1 : Introduction and Motivation 
1.1 CMOS scaling 
Complementary metal-oxide-semiconductor (CMOS) has been emerging in the past five 
decades as the predominant technology for logic device applications in the microelectronics 
industry. It is a type of metal-oxide-semiconductor field-effect transistor (MOSFET) fabrication 
process consisting of a complementary pair of p-type and n-type MOSFETs for logic operations. 
The concept of CMOS scaling has been applied relentlessly over many generations of the 
technology nodes to reduce the transistor dimensions. Consequently, consistent improvements in 
the transistor packing density, circuit operating speed and power dissipation have been realized. 
Meanwhile, the cost per function has been reduced. One of Intel’s co-founders, Gordon Moore, 
predicted that the packing density of transistors in integrated circuits would double roughly every 
two years, corresponding to a scaling factor for the gate length of ~0.7×. Figure 1.1 shows the 
trend of this exponentially increasing transistor packing density over time, following the so-called 
Moore’s law [1].  
 
Figure 1.1: Historical data of the CMOS scaling trend from TSMC. (Figure adapted from Ref. [1]) 
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To discuss the innovations in nanoscale CMOS and the potential beyond-CMOS devices, 
we first briefly describe the traditional MOSFET model and introduce the scaling rules. The 
exponential growth of the transistor packing density and thus the computation power in the past 
five decades as shown in Fig. 1.1 have largely been driven by the simple and steady reduction in 
MOSFET dimensions. This scaling is illustrated in Figure 1.2, where the original device is scaled 
by a factor of 𝛼 < 1 to a scaled device [2]. The gate length 𝐿𝐺 , oxide thickness 𝑡𝑜𝑥, gate and wire 
width, and the supply voltage (𝑉𝐷𝐷) are shrunk to 𝛼 of their original values, while the doping 
concentration increases by a factor of 1/𝛼 . The technological scaling rules follow a simple 
electrostatic consideration, where the dimensions, doping and 𝑉𝐷𝐷 are scaled simultaneously so 
that the electric field remains constant in the device. This approach is known as the constant 
electric field scaling. However, in reality 𝑉𝐷𝐷 has not been scaled as fast as the device dimension 
due to the unscaled subthreshold slope (𝑆𝑆), which remains ~60 mV/dec at room temperature and 
can only be reduced by operating devices at a lower temperature due to its nature of thermionic 
emission. 𝑆𝑆  scales linearly with temperature 𝑇  as 𝑆𝑆 = 2.3(𝑘𝐵𝑇/𝑒)/ decade; 𝑘𝐵  is the 
Boltzmann constant and 𝑒 is the electron charge. Hence, for enhancement-mode MOSFETs, the 
n-type (p-type) device’s threshold voltage 𝑉𝑇  cannot be scaled below (above) the minimum 
(maximum) value required by the on/off ratio or the maximum leakage current at the drain voltage 
𝑉𝐷 = 𝑉𝐷𝐷 and gate voltage 𝑉𝐺 = 0 V. Additionally, several other physical parameters such as the 
work function and junction built-in voltage are material-related properties and cannot be not scaled 
easily. Consequently, 𝑉𝐷𝐷 cannot be well below 1 V. This is accommodated by introducing an 
additional scaling factor  for the electric field, known as the generalized scaling. An increased 
electric field requires a higher doping and leads to a higher power consumption and potential 
reliability issues. Furthermore, in the recent two to three decades, the wiring is not scaled to the 
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same extent as the gate dimension to reduce the wiring resistance and therefore the gate delay. 
Hence, we have two spatial scaling parameters 𝛼𝑑 to scale 𝐿𝐺  and the vertical dimension, and 𝛼𝑤 
to scale the gate width and wirings. This approach is known as the generalized selective scaling. 
Table 1.1 summarizes the scaling factors of the three scaling approaches mentioned above [2].  
 
Figure 1.2: Schematic illustration of the CMOS scaling by a factor of 𝛼. (Figure adapted from Ref. [2]) 
Table 1.1: Scaling rules for three approaches (Table adapted from Ref. [2]) 
Physical parameter 
Constant electric 





Channel length, oxide thickness 1/𝛼 1/𝛼 1/𝛼𝑑 
Wiring and channel width 1/𝛼 1/𝛼 1/𝛼𝑤 
Electric field in device 1   
Supply voltage 1/𝛼 /𝛼 /𝛼𝑑 
Doping concentration 𝛼 𝛼 𝛼𝑑 
Device Area 1/𝛼2 1/𝛼2 1/𝛼𝑤𝛼𝑑
 
Gate capacitance 1/𝛼 1/𝛼 1/𝛼𝑤 
Gate delay 1/𝛼 1/𝛼 1/𝛼𝑑 
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Table 1.1: continued 
Power dissipation 1/𝛼2 2/𝛼2 2/𝛼𝑤𝛼𝑑 
Power density 1 2 2𝛼𝑤/𝛼𝑑 
1.2 Short channel effects  
Ideally, in each CMOS technology node the scaled MOSFETs should maintain the long 
channel behavior of its earlier generations. This simple scaling had held true since the Moore’s 
law was proposed in 1965, until the physical dimensions of MOSFETs reached the deep sub-
micron and then the nanoscale regime in the recent two decades. These short channel devices 
require the fundamental physical effects along with practical considerations addressed to operate 
properly. A MOSFET is considered short when 𝐿𝐺  is comparable to the depletion width of the 
source or drain junction. Non-ideal device characteristics called the short channel effects then arise 
to make the scaling no longer trivial. The short channel effects are usually attributed to two 
physical phenomena, the first one is the limitation imposed on the carrier drift property through 
the channel, and the second one is the modification of 𝑉𝑇 . In particular, we distinguish five 
different short channel effects: velocity saturation, hot carriers, impact ionization, drain induced 
barrier lowering and punch through, and surface scattering. 
First, as indicated in Table 1.1, the magnitude of the electric field across the MOSFET’s 
channel becomes larger in a newer technology node with the generalized (selective) scaling. At 
low field, the carrier drift velocity increases linearly with the field intensity. However, it tends to 
increase more slowly at a higher field and eventually saturates due to scattering. As a result, the 
device performance, e.g. transconductance in the saturation region degrades. The drain current 𝐼𝐷 
is then limited by velocity saturation instead of pinch-off, as usually described in the long channel 
5 
 
model. Second, after carriers gain sufficient energies from a high electric field, the so-called hot 
carriers can enter the gate oxide, where they can be trapped and degrade the device performance 
by increasing 𝑉𝑇 and adversely affect the gate electrostatic control. Third, impact ionization is 
another undesirable effect occurring due to the high carrier velocity. The carriers with enough 
energy can impact on atoms in the channel and ionize them, followed by the generation of electron-
hole pairs. This leads to appreciable substrate leakage current and even affects other MOSFETs 
on the same chip. Fourth, in the MOSFET channel, a potential barrier in the channel exists to block 
the carrier flow if 𝑉𝐺 is not sufficient for channel inversion. This barrier height should only depend 
on 𝑉𝐺 in well-tempered devices. However, in short channel MOSFETs it is also controlled by 𝑉𝐷. 
This phenomenon is known as drain induced barrier lowering (DIBL). The reduction of the barrier 
height due to the drain bias allows carrier flow across the channel even for a 𝑉𝐺 below the threshold 
value. Punch through represents an extreme case where the gate loses control over the channel 
completely. It happens if the channel is shorter than the sum of the depletion region width of the 
source and drain to body junctions. Fifth, the carrier mobility is field-dependent in short channel 
devices. Moreover, since carriers are more strongly confined within the narrower inversion layer 
in the presence of a more intense electric field, the surface scattering due to the rough 
semiconductor/oxide interface reduces the carrier mobility. 
1.3 CMOS innovations  
Various technologies have been implemented to counter the short channel effects, 
including non-uniform doping such as retrograde doping or halo doping, metal gate and high-k 
dielectric, thin-body silicon-on-insulator technology, etc. The overall goal is to enhance the 
electrostatic coupling between the gate and the channel, hence steeper 𝑆𝑆, smaller leakage current 
6 
 
and larger drive current can be realized. A range of innovations on the device geometry has also 
been devised. A double-gate MOSFET has a thin channel layer with two electrically connected 
gates on each side to modulate the channel. Short channel effects are therefore greatly suppressed 
because the two gates are more effective to terminate the drain field lines and prevent the source 
from feeling the drain potential. For even further enhancement of the gate electrostatic control, the 
industry has also proceeded to develop non-planar device geometries, including the tri-gate 
FinFET and the gate-all-around (GAA) nanowire or nanosheet MOSFET. Figure 1.3(a-d) 
illustrates the schematics of the planar MOSFET, FinFET, nanowire and nanosheet GAA 
MOSFET, respectively. Intel first introduced its 22 nm commercial FinFET devices known as Ivy 
Bridge in 2011, which allowed further physical scaling from the 32 nm planar devices without 
overwhelming short channel effects. Samsung, GlobalFoundries and TSMC also offered their own 
FinFET designs when launching the 14/16 nm technology node a few years later. The FinFET 
technology has been applied to the 14 nm, 10 nm and 7 nm nodes and still produces the state-of-
the-art commercially available product as in 2020. In a FinFET, the gate electrode controls the 
channel fin from three sides to provide a much-improved 𝑆𝑆, providing a larger effective channel 
width for a higher drive current, while the cost adder is only 2 - 3% compared to the planar 
counterpart [3]. A steeper 𝑆𝑆  reduces the leakage current and increases the on/off ratio, 
alternatively it can allow a lower 𝑉𝑇 and thus 𝑉𝐷𝐷 for the same targeted leakage level or on/off 
ratio, favoring power and/or speed. One step further from the FinFET is the GAA MOSFET, 
featuring a channel completely encapsulated by the gate electrode and oxide to mitigate short 
channel effects even more effectively. There are two approaches to build the GAA geometry, 
namely nanowires [Fig. 1.3(c)] and nanosheets [Fig. 1.3(d)]. Nanowires are more difficult and 
expensive to fabricate but optimal for low power applications thanks to the best gate electrostatic 
7 
 
control, while nanosheets are believed to have better suitability for scaling. We will elaborate the 
nanowire synthesis process in the next section. 
 
Figure 1.3: Evolution of the MOSFET geometry to enhance the gate electrostatic control. (a) Planar 
MOSFET. (b) Tri-gate FinFET. (c) GAA nanowire MOSFET. (d) GAA nanosheet MOSFET. (Figure 
adapted from Ref. [4]) 
1.4 Nanowire fabrication  
Semiconductor nanowires are quasi-one-dimensional structures, where carriers are 
confined to a few tens of nanometers or less in the two dimensions perpendicular to the nanowire 
orientation. Their fabrication techniques are categorized into two paradigms, bottom-up and top-
down. The bottom-up approach is defined as the nanowires assembled onto the substrate in an 
additive manner, while the top-down strategy requires removing materials from the substrate to 
define the nanowires. Figure 1.4(a) presents the schematics to illustrate the two techniques, vertical 
nanowires are assembled onto predefined templates for the bottom-up technique while horizontal 
nanowires are patterned into the substrate for the top-down technique. One advantage of the 
bottom-up nanowire growth over the top-down processing is that the former allows in-situ doping 
during the nanowire synthesis by incorporating dopant precursors. Hence, bottom-up grown 
nanowires do not require extra doping steps such as ion implantation and the subsequent activation 
8 
 
anneal. The number of masks and thermal budget can therefore be reduced. However, there is an 
outstanding issue associated with the assembly of these bottom-up grown semiconductor 
nanowires into the conventional CMOS design and fabrication. In a conventional CMOS process, 
an individual transistor has its channel coplanar to other devices and horizontal to the substrate. 
Furthermore, it requires precise control over positioning those devices in order to realize successful 
logic operation and maximize the packing density. Unfortunately, the available growth 
mechanisms of bottom-up grown semiconductor nanowires tend to lead to a poor control of the 
morphology, ordering, and placement required for CMOS manufacturing. Figure 1.4(b) presents 
the scanning electron microscopy (SEM) image of an entangled mesh of Ge nanowires synthesized 
using the supercritical fluid-solid-solid (SFLS) mechanism. On the other hand, the top-down 
process has a much superior compatibility with current CMOS technology since the nanowires are 
usually sculpted using lithography and etching, which are well-established in the CMOS process. 
Figure 1.4(c) shows the cross-sectional transmission electron microscopy (TEM) image at the 
channel position of vertically stacked GAA Si nanowire MOSFETs, whose conformal high-k 
dielectric and gate metal can be confirmed. Those horizontal GAA MOSFETs are a natural 
extension of the state-of-the-art non-planar devices without disruptive technology changes. Indeed, 
the fabrication process is adapted from the replacement metal gate process flow of FinFETs. 
However, significant fundamental insight can be gained from studying individual nanowire 
structures. Moreover, the bottom-up growth of nanowires allows academic research to be 
performed on the properties of those nanowires without an expensive and large-scale top-down 
process flow. In this thesis, we focus on discussing the properties of Si-Ge based nanowires 




Figure 1.4: Nanowire fabrication techniques. (a) Schematics illustrating the bottom-up and top-down 
nanowire fabrication approaches. (b) SEM image of an entangled mesh of Ge nanowires grown by the SFLS 
method. (c) Cross-sectional TEM image of the channels of GAA nanowire MOSFETs. (Figure adapted 
from Refs. [5, 6]) 
1.5 Radial nanowire heterostructure 
Nanowires synthesized through the bottom-up technique can readily create structures of 
non-uniform material compositions along the radial direction, namely radial nanowire 
heterostructures or core-(multi-)shell nanowires [7]. Figure 1.5(a-d) presents an example to 
synthesize core-shell nanowires using the vapor-liquid-solid (VLS) mechanism for the cores and 
chemical vapor deposition (CVD) method for the shells. Gold nanoparticles serve as the catalyst 
for the nucleation and one-dimensional growth of nanowire cores [panels (a-b)]. The shell growth 
initiates by changing the growth conditions, e.g. temperature, types of the gaseous precursors and 
their partial pressures [panel (c)]. The shell growth can be repeated to create core-multi-shell 
nanowires if desired [panel (d)]. Core-shell nanowires allow for enhanced carrier transport 
properties over bare nanowires if the materials are properly engineered in the two regions. An 
example is the Ge-Si core-shell nanowire, where the large valence band offset between Ge and Si 
leads to hole confinement in the Ge core, creating a spatial separation between the carriers and the 
trap states on the nanowire surface [8]. It is noteworthy that the thickness of the Si shell needs to 
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be optimized for the effectiveness of the barrier yet against the formation of dislocations. 
Consequently, a higher hole mobility can be realized in MOSFETs using the Ge-Si core-shell 
nanowire as channel, thanks to the suppressed scattering from the oxide/channel interface. Figure 
1.6(a) shows the schematic of the cross-section of a Ge-Si core-shell nanowire, assuming a 
cylindrical morphology for both regions. Figure 1.6(b) presents the band structure of the Ge-Si 
core-shell nanowire. The strain due to lattice mismatch between the core and shell is assumed to 
be fully relaxed, the concept of strain will be discussed in detail in Section 2.5.1. Therefore, a large 
valence band offset of ~500 meV is expected at the heterostructure interface, which serves as the 
hole confinement potential for the quantum well [9]. Holes will then accumulate in the Ge core 
when the Fermi level 𝐸𝐹 lies between the valence band edges of the two regions. Figure 1.6(c) 
shows the high-resolution planar view TEM image of a single crystalline Ge-Si core-shell 
nanowire, revealing an epitaxial Si shell on the Ge core. The boundary between the core and shell 
clearly exhibits itself by the color contrast due to the atomic weight difference between Ge and Si. 
Lu et al. [8] also fabricated MOSFETs using Ge-Si core-shell nanowires as channel and performed 
electrical transport measurement at room temperature to demonstrate the accumulation of one-
dimensional hole gas in this heterostructure. Those MOSFETs have 𝐿𝐺 =  1 µm and are 
capacitively coupled by back-gate electrodes through a 50 nm thick SiO2 as the gate dielectric. 
Figure 1.6(d) presents the output characteristics data acquired from a Ge-Si core-shell nanowire 
MOSFET with a Ge core diameter of 15 nm. The device exhibits the behavior of a depletion mode 
p-type MOSFET, with a substantial conductivity at zero gate bias that decreases at more positive 
𝑉𝐺  [inset of Fig. 1.6(d)]. On the other hand, Figure 1.6(e) shows that bare Ge or Si nanowire 
MOSFETs operate in the enhancement mode and conduct no currents at zero gate bias. The distinct 
behavior between the bare nanowires and the core-shell nanowire heterostructures confirms the 
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accumulation of hole charge carriers. 
 
Figure 1.5: Synthesis of core-shell nanowires. (a) Au catalyst and catalyzed nucleation of nanowire cores. 
(b) One-dimensional nanowire core. (c) Precursor alteration and homogenous reactant decomposition on 
the nanowire surface lead to a thin, uniform shell. (d) Shell growths can be repeated multiple times by 
modulating precursors. (Figure adapted from Ref. [7]) 
 
Figure 1.6: Structure and room temperature electrical transport property of Ge-Si core-shell nanowires. (a) 
Schematic of the Ge-Si core-shell nanowire cross-section. (b) Band diagram along the diameter, effectively 
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a Si/Ge/Si heterostructure. (c) High-resolution TEM image showing a contrast due to the different atomic 
mass between the Ge core and Si shell, whose diameter and thickness are 15 nm and 5 nm, respectively. 
(d) Output characteristics of a Ge-Si core-shell nanowire MOSFET, where different curves correspond to 
different 𝑉𝐺 of 10 V (dashed line), 0 V (solid line) and -10 V (dotted line). The inset shows the associated 
transfer characteristics at 𝑉𝐷 = -1 V. (e) Output characteristics of bare Ge (red curves) and Si (blue curves) 
nanowire MOSFETs, at 𝑉𝐺 = 0 V and -10 V. (Figure adapted from Ref. [8]) Figure 1.6: continued.    
To take advantage of radial nanowire heterostructures, it requires a careful control over the 
core growth, a fundamental understanding of the hetero-interface properties and an exquisite 
control of the epitaxial shell(s) growth. In the first part of the thesis, we discuss the growth and 
perform structural and electrical characterization of multiple types of Si-Ge based core-shell 
nanowire heterostructures, in an effort to explore potential candidates for the channel materials of 
GAA nanowire MOSFETs.  
1.6 Cryogenic computing 
1.6.1 Cryogenic CMOS 
 The previous sections have introduced the physical or dimensional scaling rules and design 
evolutions, emphasizing on the room temperature operation of MOSFET devices. In addition, the 
performance of CMOS or other types of semiconductor devices at cryogenic temperatures has been 
a subject of interest for a considerable amount of time that is almost as long as Moore’s law [10]. 
Three motivations can be distinguished for the research efforts made in this area. First, material 
properties and device physics change substantially at low temperatures compared to their behavior 
at room temperature. It is important to understand the origins of those changes in order to design 
and improve the modern CMOS technology. Particularly, the temperature dependence of certain 
parameter gives insights on the physical mechanism related to the device reliability. Second, the 
performance of a semiconductor device improves when the operating temperature decreases. For 
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example, carrier mobility of a MOSFET increases thanks to a reduced phonon scattering. An 
appreciable power reduction can also be achieved, since 𝑉𝐷𝐷 can be lowered in proportional to the 
temperature without compromising the on/off ratio and leakage current. It is noteworthy in that 
𝑉𝐷𝐷  scaling at room temperature is no longer feasible for modern nanoscale MOSFETs, as 
discussed in Section 1.1. In addition to pursuing an enhanced operation efficiency, cryogenic 
CMOS recently draws attention for its potential to be monolithically integrated as the classic 
electronic controller for scalable quantum processors [11, 12]. Finally, some semiconductor 
devices can only operate at low temperatures, such as superconducting electronic devices. An 
example is the Josephson-logic device, which will be discussed in detail in the next section.  
 The carrier mobility and concentration are among the physical parameters most affected 
by the temperature. The carrier concentration is determined by the Fermi-Dirac distribution, where 
the ratio of the potential over thermal voltage governs the occupation probability of states. In other 
words, this probability remains constant if the potential is scaled proportionally to the temperature. 
A temperature scaling factor can thus be introduced as 𝜃−1 = 𝑇/300 K, where 𝑇 is the device 
operating temperature. Hence, 𝑉𝐷𝐷, 𝑉𝑇 and therefore the gate overdrive 𝑉𝐺 − 𝑉𝑇 are scaled down 
by a factor of 𝜃 > 1, so is the substrate doping level in order to maintain the depletion layer width. 
In addition, we have the mobility enhancement factor 𝜃𝜇 > 1 by decreasing the temperature from 
300 K to 𝑇. The temperature scaling of long-channel MOSFETs is then quite straightforward. 
Figure 1.7 shows the output characteristics of a p-type MOSFET operating at 𝑇 = 300 and 𝑇 = 77 
K, with 𝐿𝐺 = 9 μm. In this case, we have 𝜃 = 4 and 𝜃𝜇 = 5. At 𝑇 = 77 K, 𝑉𝐺 − 𝑉𝑇 and 𝑉𝐷 are 
reduced by a factor of 4, 𝐼𝐷 in the saturation region is then reduced by a factor of 𝜃
2/𝜃𝜇 = 3 as 
predicted by the long-channel model. Indeed, the shape of the scaled output characteristics at 𝑇 = 




Figure 1.7: Output characteristics of a long-channel p-type MOSFET at 𝑇 = 300 K and 𝑇 = 77 K. (Figure 
adapted from Ref. [13]) 
However, the above temperature-scaling rule cannot be directly applied to nanoscale 
MOSFETs, whose 𝐼𝐷 is determined by the saturation velocity instead of the low-field mobility. 
Therefore for a fixed 𝑉𝐺 − 𝑉𝑇, the current gain of a nanoscale MOSFET at low temperatures is 𝜃𝑣 
instead of 𝜃𝜇, which is the ratio of the carrier saturation velocity at a cryogenic 𝑇 to that at 𝑇 = 
300 K. Furthermore, the saturation current is now linearly proportional to 𝑉𝐺 − 𝑉𝑇 in the velocity 
saturation regime. The magnitude of 𝜃𝑣 is usually much smaller than that of 𝜃𝜇, for example, the 
measured value of 𝜃𝑣 is 1.4 for electrons and holes if the temperature decreases to 77 K from 300 
K [13]. Table 1.2 summarizes the temperature-scaling factors of some important physical 










Temperature 1/𝜃 1/𝜃 
Device dimensions 1 1 
Supply voltage 1/𝜃 1/𝜃 
Channel doping 1/𝜃 1/𝜃 
Electric field 1/𝜃 1/𝜃 
Subthreshold slope 1/𝜃 1/𝜃 
Gate capacitance 1 1 
Saturated drain current 𝜃𝑣/𝜃 𝜃𝜇/𝜃
2 
Gate delay 1/𝜃𝑣 𝜃/𝜃𝜇 
Power 1/𝜃2 1/𝜃2 
Power delay product 1/𝜃𝑣𝜃
2 1/𝜃𝜇𝜃 
In reality, the MOSFET will operate in an intermediate state of the two regimes. A short-
channel device can eventually enter the long-channel regime, when 𝑉𝐷𝐷 is reduced below the value 
where the longitudinal electric field no longer exceeds the critical field for velocity saturation. 
Table 1.2 shows that the gate delay time in the velocity saturation regime is always reduced by a 
factor of 𝜃𝑣. For Si, the saturation velocity of electrons at 𝑇 = 77 K is about 40% higher than that 
at 𝑇 = 300 K, while it increases further by only about 5% if the temperature is reduced to 4.2 K 
[15]. On the other hand, the gate delay time in the long-channel operation mode can increase if  
𝜃/𝜃𝜇 > 1. Figure 1.8 presents the gate delays calculated based on the presented temperature-
scaling rule for Si n-type MOSFETs with 𝐿𝐺 =  0.1 and 1 μm. The calculation results are 
normalized to the gate delay associated with the MOSFET operation at 𝑇 = 300 K with 𝑉𝐷𝐷 = 5 
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V. We notice that the gate delay and therefore the channel switching speed do not benefit too much 
from the low temperature operation. 
 
Figure 1.8: Temperature dependence of the gate delay time following the temperature-scaling rule 
summarized in Table 1.2. 𝑉𝐷𝐷 = 5 V at 300 K. The dashed line branching from the 𝐿𝐺 = 0.1 μm device is 
calculated assuming an unscaled 𝑉𝐷𝐷 of 1 V at temperatures below 60 K. (Figure adapted from Ref. [14]) 
In short, we will get various advantages of operating Si CMOS systems at cryogenic 
temperatures thanks to the increased carrier mobility, reduced 𝑆𝑆  and leakage current, lower 
thermal noise and thus larger noise margin, increased interconnect conductivity, and improved 
device and circuit reliability including latch-up, electro-migration, etc. However, the gain in the 
switching speed is limited by the saturation velocity enhancement that does not exceed a factor of 
2. Consequently, the benefit from CMOS cryogenic operation is limited and almost exclusively 
the power reduction in the worst-case scenario, which must justify the added complexity and 
cryogenic cooling cost. We will discuss the temperature scaling regarding the break-even cooling 
cost in detail in Section 5.3. In light of the above discussions, in this thesis we study an alternative 
type of semiconductor device based on the Josephson junction, which potentially provides more 
benefits for cryogenic computing than the standard CMOS. 
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1.6.2 Josephson junction logic devices 
At low temperatures, superconductivity is one of the most spectacular material properties 
that emerges as a result of electrons forming Cooper pairs. Superconducting electronics can play 
a significant role in digital logic systems operating at low temperatures, since they are able to 
provide high speed, low power logic circuits and perfect interconnections. Among them, Josephson 
devices have great potentials for logic applications, and many innovative designs of Josephson-
logic circuits have already been reported [16-18]. Josephson-logic devices can also operate at 
extremely small 𝑉𝐷𝐷 values in the mV range for ultra-low power consumption [19]. These devices 
are based on a fundamental unit known as the Josephson junction (JJ), a two-terminal quantum 
mechanical device consisting of two superconductor contacts separated by a weak link. The JJ 
allows dissipation-less current flow of the Cooper pair formed by two electrons (supercurrent) at 
low temperatures if the bias current is smaller than the critical current thanks to the proximity 
effect, and becomes resistive vice versa. The zero or finite voltage drop across the JJ can represent 
the binary logic value of ‘0’ or ‘1’. The JJ is almost an ideal digital switch, exhibiting very abrupt 
transition between the superconducting and the normal/resistive state. It possesses an ultra-high 
switching speed, very low power dissipation, and the potential to couple with lossless 
superconducting transmission lines. The JJ also serves as the elementary block of a qubit [20, 21]. 
Hence, it is highly relevant to examine if JJs may be used for classic logic applications, which can 
potentially lead to performance and power consumption benefits over cryogenic CMOS, and 
simplify the integration of qubits with control circuitries in quantum systems. 
A JJ can be used as a current-steering device in the simplest form for logic applications, if 
no isolation is required between the input and output. Figure 1.9(a-b) shows the schematic of such 
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a current-steering logic device, along with a timing diagram to indicate its switching delay. The JJ 
is biased into the superconducting state with a current 𝐼𝑔 < 𝐼0, where 𝐼0 is the critical current of 
the JJ. In the later part of the thesis, we will use 𝐼𝐶 instead of 𝐼0 to denote the critical current. The 
JJ is also shunted with a load resistor 𝑅𝐿. Since the JJ is superconducting, there is no voltage drop 
across the JJ or 𝑅𝐿, the output is logic ‘0’. If additional source current 𝐼𝑠 is injected to the JJ so that 
𝐼𝑔 + 𝐼𝑠 > 𝐼𝐶 , the JJ will switch to the normal state. The JJ and 𝑅𝐿  in parallel form a resistive 
element and there is a finite voltage drop across them, the output is logic ‘1’. 
 
Figure 1.9: (a) Schematic of a JJ current-steering device. (b) Computer simulation indicating the switching 
delay using 𝐼𝑔 = 𝐼𝑠 = 35 μA, 𝐼0 = 50 μA, 𝑅𝐿 = 12 Ω, 𝑉𝑠 = 10 mV. (Figure adapted from Ref. [19]) 
Unfortunately, this current-steering device is not practical for a logic gate as the isolation 
is neglected, and therefore the output signal propagates in the output as well as the input branch. 
Moreover, change of the load will alter the output voltage. To resolve these issues, JJ based logic 
devices with tunable 𝐼𝐶 using magnetic coupling, or more complicated forms of current injection 
have been developed [22, 23]. Compared with those quasiparticle-injection devices, a gate-
controlled superconducting transistor is excellent in terms of isolation between the input and 
output. The feasibility of logic devices based on the Josephson junction field-effect transistor (JJ-
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FET), a three-terminal device with a gate-tunable 𝐼𝐶 , was discussed decades ago. The JJ-FET 
design is similar to a MOSFET in the standard CMOS process, except that the source and drain 
are superconducting at cryogenic temperatures, and 𝐿𝐺  is sufficiently short to allow coherent 
transport of Cooper pairs through the channel. A practical logic gate utilizing JJ-FETs has not been 
realized, although success on 𝐼𝐶  control through field effect have been experimentally 
demonstrated on various material platforms including Si, Ge and III-V compounds [24-28]. 
Advances in nanoscale fabrication techniques and emerging channel materials such as nanowires, 
III-V quantum-wells and graphene, as well as the development of a transparent interface between 
the semiconductor and superconductor render the topic of JJ-FETs timely [29-32]. Figure 1.10(a) 
shows the output characteristics of a JJ-FET, demonstrating a gate tunable 𝐼𝐶 . Figure 1.10(b) 
compares the voltage transfer curve of a JJ-FET inverter and a NMOS inverter, assuming 𝑉𝑇 = 0 
V; the schematic in the inset illustrates the actual circuit configuration. It is noteworthy that the JJ-
FET can pull the output voltage 𝑉𝑂𝑈𝑇  down to zero thanks to its superconductivity, while the 
NMOS can only discharge 𝑉𝑂𝑈𝑇 to a finite value similar to a resistive voltage divider.  
 
Figure 1.10: (a) Output characteristics of a JJ-FET. (b) Voltage transfer curves of a JJ-FET inverter (solid 




In the second part of the thesis, we perform a combined modelling and experimental effort 
aimed to benchmark the logic elements built with JJ-FETs through SPICE simulations, and explore 
practical implementation approaches using in-plane semiconductor junctions based on an InAs 
quantum well heterostructure. 
1.7 Chapter summary and organization  
In this introduction chapter, we first discuss the physical scaling to reduce the dimensions 
of MOSFETs, along with the concurrent short channel effects. Innovations of the device geometry 
have introduced non-planar structures such as FinFETs and GAA nanowire MOSFETs to improve 
the gate electrostatic control over the channel, allowing the industry to keep pursuing Moore’s law. 
The semiconductor core-shell nanowire is one promising channel material, which allows 
simultaneous quantum confinement and mobility enhancement of carriers for improved transport 
properties. We also discuss the temperature scaling properties of MOSFETs. The small increase 
in saturation velocity limits the performance enhancement at cryogenic temperatures. We then 
discuss superconducting electronics, based on JJs in particular, as an alternative to CMOS for the 
logic device applications at low temperatures. In the first part of the thesis from Chapter 2 to 4, we 
will discuss the structural and electrical analysis of four different types of strained core-shell 
nanowires, namely Ge-SixGe1-x, Si-SixGe1-x, SixGe1-x-Si and SixGe1-x-Ge-Si core-(double-)shell 
nanowires. In the second part of the thesis, namely in Chapter 5 to 6, we will present the theoretical 
modeling of JJ-FET devices and logic gates, and their experimental demonstration using InAs 
quantum well heterostructures.  
In Chapter 2, we first describe the growth mechanism and recipes of coherently strained 
Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires. Then we present the TEM imaging techniques 
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to study the crystal structure and morphology of our core-shell nanowires. We also discuss the 
concept of strain and show the method to calculate the strain distribution in core-shell nanowires. 
Afterwards, we discuss the Raman spectroscopy and our experimental setups that allow us to 
acquire Si-Si and Ge-Ge optical phonon modes from individual nanowires in a non-invasive 
manner. Then we discuss the lattice dynamic theory that allows us to convert the calculated strain 
in Si, Ge and SixGe1-x alloy to strain-induced shifts of the Si-Si and Ge-Ge optical phonon modes. 
Subsequently, we present the calculation results of the strain profiles in the two types of core-shell 
nanowires and thus the shifted optical phonon modes, and compare them with the experimentally 
acquired Raman data. Lastly, we show a phenomenon where the shell growth rate depends on the 
orientation of the Si core for Si-SixGe1-x core-shell nanowires. In short, this chapter summarizes 
the growth and structural characterization techniques that apply to all the radial nanowire 
heterostructures discussed in the thesis. 
In Chapter 3, we present the growth recipe, TEM imaging, Raman spectroscopy, and strain 
calculation results of SixGe1-x-Si core-shell nanowires. We apply lattice dynamic theory to 
calculate Si-Si optical phonon modes under strain and compare the calculation results with the 
experimental data. They show good agreement and suggest that we can grow coherently strained 
SixGe1-x-Si core-shell nanowires. We also demonstrate n-type MOSFETs using SixGe1-x-Si core-
shell nanowires as channel and find an electron mobility enhancement over the control devices 
using bare Si nanowires as channel. 
In Chapter 4, we present the growth results of strained SixGe1-x-Ge-Si core-double-shell 
nanowires and perform the same set of structural characterizations described in Chapters 2 and 3. 
Unlike our coherently strained Ge-SixGe1-x, Si-SixGe1-x and SixGe1-x-Si core-shell nanowires, we 
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find the strain in the Ge and Si shells of SixGe1-x-Ge-Si core-double-shell nanowires is partially 
relaxed. Subsequently, we demonstrate both n-type and p-type MOSFETs using SixGe1-x-Ge-Si 
core-double-shell nanowires as channel aimed for mobility enhancement of both electrons and 
holes over the bare Si nanowire counterparts. Then we show the technique to extract the valence 
band offset between the Ge and Si shell by experimentally probing the hole transport at the liquid 
nitrogen temperature in combine with simulations. Finally, we present the impact of the shell 
thickness on the performance of SixGe1-x-Ge-Si core-double-shell nanowire MOSFETs. 
In Chapter 5, we first discuss the concept of superconductivity and Josephson effects. We 
model the JJ-FET assuming a short ballistic operation, and construct the associated logic gates and 
memory elements. Then we study the operation of these logic and memory devices by performing 
transient analysis simulations, emphasizing on examining the criteria of signal restoration and fan-
out. We also show that a global clock can substantially improve the fan-out of JJ-FET logic gates. 
Afterwards, we discuss design considerations related to the impact of mesoscopic effects and 
trade-offs among the device parameters. Lastly, we detail the approach used to implement the 
numerical simulation.   
In Chapter 6, we first describe the growth process of the InAs quantum well heterostructure 
substrate and the JJ-FET fabrication procedures, followed by demonstrating JJ-FET current-
voltage (𝐼 − 𝑉) characteristics. We then present self-consistent Poisson-Schrödinger simulation 
results at various 𝑉𝐺 and temperatures to reveal the electrostatics in the heterostructure. We also 
fabricate long-channel MOSFETs as control devices to measure their 𝐼 − 𝑉  and capacitance-
voltage (𝐶 − 𝑉) characteristics. Subsequently, we extract the interface trap state density based on 
the simulated and measured 𝐶 − 𝑉 data. Finally, we discuss the non-idealities of the fabricated JJ-
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FETs compared to the theoretical model described in Chapter 5, and analyze how they will affect 
the realization of practical JJ-FET logic gates. 
In Chapter 7, we conclude the thesis and suggest recommendations for future directions 
related to the production of nanowire MOSFETs, and the implementation of practical JJ-FET logic 
devices. We also discuss the fabrication process and measurement results of Si-based JJ-FETs, and 




Chapter 2 : Shell Morphology and Raman Spectra of Epitaxial Ge-SixGe1-x and 
Si-SixGe1-x Core-Shell Nanowires1 
2.1 Introduction 
We discuss the growth mechanism of our radial nanowire heterostructures, namely the 
strained epitaxial core-(multi-)shell nanowires. The core-(multi-)shell nanowires are grown using 
a combination of VLS growth mechanism for the core, followed by in-situ epitaxial shell growth(s) 
using ultra-high vacuum CVD. We also present the techniques to perform structural 
characterizations, including planar and cross-sectional TEM imaging, strain calculation and 
Raman spectroscopy. In this chapter, we use the epitaxial Ge-SixGe1-x and Si-SixGe1-x core-shell 
nanowires as the platform, to illustrate the general growth process and structural analysis 
procedures applicable to the Si-Ge based radial nanowire heterostructures extending through 
Chapters 2 - 4. We first describe the VLS mechanism and then discuss the growth result of the Ge 
and Si cores, which are the fundamental building blocks of our radial nanowire heterostructures. 
The rest of this chapter focuses on investigating the shell morphology, strain distribution and 
Raman spectra of epitaxial Ge-SixGe1-x and Si-SixGe1-x core-shell nanowire heterostructures.   
Planar and cross-sectional TEM imaging reveal that the VLS growth yields cylindrical Ge 
and Si nanowire cores, growing along the <111> and <110> or <112> directions, respectively. A 
 
1 Part of this chapter was published previously: [33] F. Wen, D. C. Dillen, K. Kim, and E. Tutuc, "Shell morphology 
and Raman spectra of epitaxial Ge−SixGe1−x and Si−SixGe1−x core-shell nanowires," Journal of Applied Physics, vol. 
121, p. 234302, 2017. and master thesis of F. Wen with the same title. 
   F. Wen performed the nanowire growth, TEM, Raman measurements, simulations, calculations, with assistance 
from D. C. Dillen and K. Kim. F. Wen and E. Tutuc analyzed the data and co-wrote the manuscript. All authors have 
contributed to and approved the final version of the manuscript. 
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hexagonal cross-sectional morphology is observed for Ge-SixGe1-x core-shell nanowires, 
terminated by six {112} facets. Two distinct morphologies are observed for Si-SixGe1-x core-shell 
nanowires that are either terminated by four {111}, and two {100} planes associated with the 
<110> growth direction, or four {113}, and two {111} planes associated with the <112> growth 
direction. We show that the Raman spectra of Si-SixGe1-x is correlated with the shell morphology 
due to the epitaxial growth-induced strain, with the core Si-Si mode showing a larger red shift in 
<112> Si-SixGe1-x core-shell nanowires compared to their <110> counterparts. We compare the 
experimental Ge-Ge and Si-Si Raman mode values in the core regions with calculations based on 
a continuum elasticity model coupled with the lattice dynamic theory, and find the calculated and 
measured optical phonon frequencies in the core regions are in good agreement. 
The chapter organization is as follows. Section 2.2 discusses the VLS mechanism in detail 
and the growth recipes we use to grow Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires. Section 
2.3 shows the planar view TEM imaging data of Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires, 
and the approach to analyze the data. In Section 2.4, we present the cross-sectional TEM imaging 
data of those nanowires to reveal the shell morphology. In Section 2.5, we discuss the fundamentals 
of strain and the technique to calculate strain for radial nanowire heterostructures using finite 
element method (FEM). Section 2.6 presents the principles of Raman spectroscopy and the 
experimental approach to acquire Raman spectrum from individual nanowires. Section 2.7 shows 
the lattice dynamic theory, used to correlate strain and strain-induced shift of the optical phonon 
modes. In Section 2.8, we present the calculation results of the strain tensor for Ge-SixGe1-x and 
Si-SixGe1-x core-shell nanowires, and compare the calculated and experimental Raman modes 
under strain in the core regions of those nanowires. Section 2.9 shows a phenomenon where we 
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find the CVD growth rate of the same crystal plane of the SixGe1-x shell depends on the orientation 
of the Si core for Si-SixGe1-x core-shell nanowires. Section 2.10 summarizes the chapter. 
2.2 Growth of Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires 
Si and Ge are anisotropic cubic crystals. Therefore, the orientation of Si-Ge based 
nanowires plays an essential role to determine the mechanical and electronic properties of core-
shell nanowires. In addition, it requires a fundamental understanding of the hetero-interface 
properties and an exquisite control of the epitaxial shell growth to take advantage of the radial 
nanowire heterostructures. Hence, we need to understand both core and shell growths adequately 
to engineer the desired heterostructure. The Ge and Si nanowire cores are grown via the VLS 
method. The VLS growth mechanism is widely used as a bottom-up approach to synthesize single 
crystal nanowires [34]. Figure 2.1 depicts the process of the VLS growth, which consists of three 
stages. First, a thin metal film is deposited onto the semiconductor growth substrate, e.g. Au on 
Si. By heating the substrate, the metal film melts and forms eutectic liquid droplets with the 
substrate material [panel (a)]. At the same time, growth precursors, such as silane (SiH4) are 
introduced in the growth chamber. The SiH4 molecule decomposes at the surface of the liquid 
droplet that catalyzes the decomposition. Hydrogen atoms escape in the form of H2 gas while Si 
atoms enter the liquid droplet, leading to a supersaturation of Si in the liquid [panel (b)]. By 
increasing the precursor partial pressure, a sufficiently large supersaturation pushes Si to nucleate 
at the boundary between the liquid and solid phase at the bottom of the droplet. Consequently, the 
solid phase grows up in the form of a nanowire with the droplet remaining on top [panel (c)]. The 
process is called VLS because all the three phases of vapor, liquid and solid are involved. It 
circumvents the generally slow growth of crystals through the direct adsorption of a vapor phase 
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onto the solid surface, thanks to the catalytic liquid alloy. On the other hand, the shell growth uses 
a non-catalyzed CVD approach directly for a precise control over the growth rate.   
 
Figure 2.1: Schematic illustrating the VLS growth process. (a) Thermal annealing to form liquid alloy 
droplet. (b) Precursor molecules cracking at the vapor/liquid interface and diffusing through the liquid 
droplet. (c) Nucleation at the liquid/solid interface. (Figure adapted from Ref. [35]) 
Although the growth of Si nanowires was proposed a few decades ago, many fundamental 
questions about the VLS mechanism remain to be understood. Molecular dynamic simulation  and 
phase-field modeling provide useful insights to explain part of the experimental results, but these 
theoretical models have limitations of short time scale due to limited computation resources and 
ambiguity in the choice of parameters to represent the realistic scenario [36, 37]. Experimental 
results show that the VLS growth depends strongly on both thermodynamics and the kinetic 
process. For example, there are three different growth orientations in the same batch of Si 
nanowires grown epitaxially on a Si(100) substrate depending on the diameter. Nanowires with 
smaller diameter favor the <110> direction, larger diameter nanowires favor the <111> direction 
and intermediate ones are along the <112> direction [38]. Figure 2.2(a) shows the statistical data 
of the number density vs. diameter for different growth directions. Si nanowires with diameter 
greater than 40 nm prefer the <111> direction, whereas those with the diameter less than 20 nm 
mostly have <110> orientations. The diameter dependence of the growth direction is explained to 
(a) (b) (c) 
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a thermodynamics perspective by considering the total free energy of the nanowire, which is 
decided by the Au/Si interfacial energy and the nanowire sidewall surface energy, and minimized 
for the preferred growth direction. Moreover, kinetically induced morphology change of the 
nanowire growth is observed by changing the temperature and precursor partial pressure [39, 40]. 
Figure 2.2(b) presents one frame extracted from an in-situ TEM movie of a Si nanowire grown 
with Si2H6 as precursor at 2.5 mTorr. Both end segments of the nanowire are grown at 425 ºC and 
appear straight, yet the initial segment is along the <111> direction and the final one is along the 
<112> direction. The second segment grown at 380 ºC exhibits no well-defined direction, and the 
third segment grown at 400 ºC is kinked. Since Au does not wet the Si nanowire sidewall and the 
transition is reversible, it is concluded that the morphology change is the consequence of kinetics 
rather than of the thermodynamic preference. Figure 2.2(c) shows that the Si nanowire growth 
direction can be controlled by changing the precursor partial pressure. At 380 ºC and a SiH4 (2% 
diluted in He) total pressure of 3 mBar, the Si nanowire grows along the <111> direction. When 
the total pressure is increased to 15 mBar, the Si nanowire kinks to the <112> direction. Hence, 
the morphology of the nanowire growth is changed if the system pressure changes.  
In our own VLS growths, we find the Si nanowires grow along both <110> and <112> 
directions at 420 ºC and a SiH4 partial pressure of 2.5 - 5 Torr, or 460 ºC and a SiH4 partial pressure 
of 10 Torr. On the other hand, Si nanowires grow exclusively along the <110> direction at 410 ºC 
and a SiH4 partial pressure of 10 Torr. We have not observed a clear diameter dependence of the 
above two growth directions, our Si nanowires of both orientations exhibit a similar diameter range 
of 20 - 40 nm. Furthermore, the Si nanowire grows along the <111> direction at 500 ºC and a SiH4 
partial pressure of 0.15 - 0.2 Torr, and has a diameter > 60 nm. During these growths, SiH4 is the 
only gas introduced into the growth chamber, and its partial pressure represents the total chamber 
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pressure since our SiH4 is not diluted in a carrier gas. Combining these literature studies and our 
own experimental results, we hypothesize that Si nanowires with larger diameters (> 60 nm), 
higher growth temperatures (> 500 ºC) and lower SiH4 partial pressures (< 0.2 Torr) favor the 
<111> growth direction, while the opposites (< 40 nm, < 410 ºC, > 10 Torr) favor the <110> 
growth direction and the intermediate scenario yields the <112> growth direction. However, we 
have not systematically examined the boundary of the growth condition that leads to the respective 
growth direction. The VLS growth of Ge nanowires should follow the same pattern given the 
similarity of the two materials. We optimize the growth recipe so that our Ge nanowires grow 
exclusively along the <111> direction at 270 ºC and a GeH4 partial pressure of 0.5 Torr, the total 
chamber pressure is 2.5 Torr since GeH4 is 20% diluted in He. The Si and Ge nanowires constitute 
the cores of the Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires investigated in this chapter. 
 
Figure 2.2: (a) Number density vs. diameter for different orientations of Si nanowires. Inset is the relative 
proportion of each orientation. (b) A frame from an in-situ TEM imaging movie of the Si nanowire growth, 
with temperature changed a few times in the process. Arrows mark the onset and end of the temperature 
window. Scale bar is 250 nm. (c) A low-magnification TEM image of a two-step growth, the Si nanowire 
kinks to the <112> direction from <111> when the total pressure of the diluted SiH4 changes from 3 to 15 
mBar. (Figure adapted from Refs. [38-40]) 
Figure 2.3 illustrates the growth of Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires 
investigated in the chapter. The growth consists of a sequence of VLS core growth, followed by 
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in-situ shell growth using ultra-high-vacuum CVD. An 8 Å thick Au film is evaporated onto a 
Si(111) substrate following the removal of native oxide using diluted hydrofluoric (HF) acid. The 
substrate is then transferred to a cold wall ultra-high-vacuum CVD chamber, and annealed in a H2 
ambient at 370 °C, which leads to the formation of Au-Si eutectic alloy particles of around 20 nm 
in diameter that serve as catalysts for the VLS growth. For the nanowires investigated in this 
chapter, the Ge nanowire cores are grown at a temperature of 270 C and pressure of 2.5 Torr using 
GeH4 (20% diluted in He) as precursor, while the Si nanowire cores are grown at 460 C and 10 
Torr using SiH4 (100%) as precursor. All growth pressure mentioned in this thesis refers to the 
total chamber pressure. The epitaxial SixGe1-x shell growth is then performed in-situ at various 
temperatures, 40 mTorr pressure, using a mixture of GeH4 and SiH4, with flows detailed in Table 
2.1. Table 2.2 summarizes the growth conditions for the different samples examined in this 
chapter. Growths A, B, C, D and E correspond to NW88, NW213, NW184, NW212 and NW208 
in our nanowire growth catalog, respectively. Figure 2.4 presents the SEM imaging data of 
nanowires from growths A and C, which are the cross-sections of parts of the nanowire growth 
substrates. Ge-SixGe1-x core-shell nanowires usually grow vertically and epitaxially along the 
Si(111) substrate [panel(a)], while Si-SixGe1-x core-shell nanowires grow along different directions 
[panel(b)], both exhibiting no kinks. The growth morphology of Ge-SixGe1-x and Si-SixGe1-x core-
shell nanowires is determined by the VLS growth stage of their cores. The kinking or worm-like 
feature near the tip is due to the additional VLS growth during the shell growth process. Since the 
precursor partial pressure in the shell growth stage is much lower than that during the core growth, 
the additional axial VLS growth is negligible. Bare Ge and Si nanowires using the same VLS 
recipes of the cores of the two core-shell nanowires have also been grown, serving as baselines to 




Figure 2.3: Schematics illustrating the Ge-SixGe1-x or Si-SixGe1-x core-shell nanowire growth process. (a) 
Hydrogen annealing. (b) VLS core growth. (c) Epitaxial CVD shell growth. Arrows represent the growth 
direction in each growth regime. 
Table 2.1: Growth conditions of the core-shell nanowires discussed in Chapter 2 
Core-shell nanowire type 
GeH4/SiH4 flow during 
core growth (s.c.c.m.) 
GeH4/SiH4 flow during 
shell growth (s.c.c.m.) 
Ge-SixGe1-x 50/0 10/50 
Si-SixGe1-x 0/100 10/50 








































68% N/A 3.3 nm 3.4 nm 4.8 nm 7.8 nm 
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N/A N/A 2.0 nm 2.0 nm N/A N/A 
1: The method to extract the shell Si content will be discussed in Section 2.6.4. 
2: This column represents the {111} facet shell thickness for the Si-SixGe1-x core-shell nanowires 
oriented along the <110> direction. 
3: This column represents the {111} facet shell thickness for the Si-SixGe1-x core-shell nanowires 
oriented along the <112> direction. 
 
Figure 2.4: SEM images of (a) Ge-SixGe1-x and (b) Si-SixGe1-x core-shell nanowires from growth A and C. 
2.3 Planar view TEM imaging 
We apply planar view TEM imaging to confirm the single crystalline nature of our core-
shell nanowires and determine their growth directions. The planar view TEM samples are 
convenient to make. We first prepare a solution of nanowires by sonicating the growth wafer in 
ethanol and then drop cast the solution onto a carbon lacey copper grid. Since SixGe1-x shells grow 
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epitaxially on the Ge and Si cores, we have single crystal structures where the growth direction of 
the Ge-SixGe1-x core-shell nanowire is along the <111> crystal axis, and that of the Si-SixGe1-x 
core-shell nanowire can be either <110> or <112> crystal axes. These results are also consistent 
with the bare Si and Ge nanowire growths. Figure 2.5(a-c) illustrates the planar view TEM images 
of a <111> oriented Ge-SixGe1-x core-shell nanowire, a <110> and a <112> oriented Si-SixGe1-x 
core-shell nanowires, which belong to growths NW169 and NW184 in our nanowire catalog, 
respectively. The core-shell nanowires are indeed single crystal and do not have faceted sidewalls. 
The insets are the corresponding fast Fourier transforms (FFTs) of the TEM imaging data. The 
growth direction of the nanowire can be determined by investigating the diffraction pattern or the 
FFT directly. To observe diffraction spots in the FFT data, diligent search of nanowires across a 
single tilt TEM sample holder or using a double-tilt sample holder is necessary, since the electron 
beam needs to be parallel to the orientation of a certain crystal plane in the nanowire, which is the 
zone axis. The arrows in both the main panels and their insets mark the axial orientations of the 
nanowires. In the FFT, if the arrow points from one reciprocal lattice spot to its symmetric spot 
about the center, then the index of that reciprocal lattice spot reveals the axial orientation of the 
nanowire. For example, in the FFT data of Fig. 2.5(a) inset, the arrow points from (1̅1̅1̅) to (111) 
reflection, therefore the axial orientation of the nanowire is along <111>. Figure 2.6(a-c) presents 
the approach to label the reciprocal lattice indices for the three types of nanowires, respectively. 
We first compare the FFTs with the standard diffraction patterns of cubic Si/Ge assuming the 
electron beam along a certain zone axis. The reciprocal lattice indices are then revealed after 
overlapping the diffraction spots in the FFTs with those in the standard patterns. The reciprocal 
lattice constant can also help identify a crystal plane index efficiently, which is directly measured 
as the distance between an individual reflection spot and the direct beam spot in the center of the 
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FFT. It is noteworthy that in Fig. 2.6(c), the FFT data of the <112> oriented Si-SixGe1-x core-shell 
nanowire shows 1/3{422} reflections along the [111] zone axis, which are kinetically forbidden 
for face-centered cubic crystals like Si and Ge. Their appearance is attributed to {111} stacking 
faults and interpenetrating twins, and in turn suggests the existence of such types of defects in our  
<112> oriented Si-SixGe1-x core-shell nanowires [41]. 
 
Figure 2.5: Planar view TEM images of Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires. (a) <111> 
oriented Ge-SixGe1-x core-shell nanowire. (b) <110> oriented Si-SixGe1-x core-shell nanowire. (c) <112> 
oriented Si-SixGe1-x core-shell nanowire. The insets are the FFTs of the TEM images. Arrows indicate the 
nanowire growth directions in each panel. 
 
Figure 2.6: Determination of the reciprocal lattice indices in the FFTs by overlapping the FFTs and the 
standard diffraction patterns of cubic Si/Ge. (a) <111> oriented Ge-SixGe1-x core-shell nanowire, assuming 
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the zone axis along [112̅]. (b) <110> oriented Si-SixGe1-x core-shell nanowire, assuming the zone axis along 
[110]. (c) <112> oriented Si-SixGe1-x core-shell nanowire, assuming the zone axis along [111]. Figure 2.6: 
continued.  
2.4 Cross-sectional TEM imaging 
Though the planar view TEM imaging helps determine the growth direction of nanowires, 
it cannot provide information about the core or shell morphology. Cylindrical morphology for both 
core and shell are usually considered for the purpose of strain calculations in group IV-based 
nanowires [42-44], and hexagonal morphology are examined for III-V compound-based nanowires 
[45, 46]. While it is common to assume, and pedagogically easier to describe a cylindrical shape 
for both core and shell, an epitaxial crystal (shell) growth on a non-planar substrate may not be 
fully conformal. Indeed, a cylindrical epitaxial shell growth on a nanowire core would be 
terminated by many high index planes, as opposed to a few energetically favorable low index 
facets. Consequently, it is important to accurately determine the shell morphology in epitaxial 
core-shell nanowires and its impact on the elastic strain. To address this problem, we employ cross-
sectional TEM imaging to probe the crystal structure and shell morphology of both Ge-SixGe1-x 
and Si-SixGe1-x core-shell nanowires, in addition to the planar view TEM imaging. Cross-sectional 
TEM sample preparation is much more involved and detailed as follows: We first disperse the 
nanowire solution onto a Si substrate with 285 nm SiO2 grown by thermal oxidation, which is pre-
patterned with alignment markers. We subsequently deposit a 60 nm thick Al2O3 film by atomic 
layer deposition (ALD). The amorphous SiO2 and Al2O3 oxide films provide a sharp contrast and 
well-defined boundaries with respect to the single crystal nanowire cross-section. We then deposit 
a patterned TaN film of 10 × 1 µm2 rectangular shape onto the center of a pre-located nanowire, 
with the length perpendicular to the nanowire axis through electron beam lithography (EBL), metal 
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sputtering and lift-off. The TaN rectangle is used as the alignment marker for the dicing saw to 
trim the substrate into a 3 × 0.1 mm2 slab. It also serves as a protective layer during the subsequent 
focus ion beam milling stage to thin the region containing the nanowire cross-section down to 50 
- 100 nm in thickness. Bare Si nanowires are also processed to identify the core morphology. 
Figure 2.7 presents the cross-sectional TEM image of a <110> oriented Si nanowire from growth 
NW179 in our nanowire catalog, which clearly exhibits a cylindrical shape.  
 
Figure 2.7: (a) Cross-sectional TEM image of a <110> oriented Si nanowire. (b) FFT of panel (a) data. 
Figure 2.8 presents the results of cross-sectional TEM imaging on Ge-SixGe1-x [panels (a-
d)] and Si-SixGe1-x [panels (e-l)] core-shell nanowires, for growths A and B, respectively. Figure 
2.8(a) shows the schematic of a Ge-SixGe1-x core-shell nanowire, constructed based on the high-
resolution TEM (HRTEM) data of Fig. 2.8(b), their FFT of Fig. 2.8(c), as well as the dark field 
scanning TEM (STEM) data of Fig. 2.8(d). The data of Fig. 2.8(b-d) reveals a cylindrical Ge 
nanowire core, and a faceted epitaxial shell with a regular hexagonal cross-section. Examination 
of the FFT data of Fig. 2.8(c) reveals spots associated with the {224} and {220} planes. Comparing 
these data with standard diffraction patterns allows us to identify the <111> crystal axis as the 
nanowire growth direction [Fig. 2.6(c)]. Because the orientation of Fig. 2.8(b) and 2.8(c) data is 
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identical, we can translate the diffraction spots to plane indices in Fig. 2.8(b), and unambiguously 
identify the shell facets as the {112} planes. We note that the TEM data acquired for multiple Ge-
SixGe1-x core-shell nanowire growths is all consistent with that shown in Fig. 2.8(b-d). For Si-
SixGe1-x core-shell nanowire heterostructures however, the TEM analysis of multiple samples 
reveals cylindrical Si cores with two distinct shell morphologies, which we label in the following 
as type I and type II. Figure 2.8(e) represents the schematic of type I Si-SixGe1-x core-shell 
nanowires, constructed based on the HRTEM data of Fig. 2.8(f), the corresponding FFT data of 
Fig. 2.8(g), as well as the STEM data of Fig. 2.8(h). Figure. 2.8(i) represent the schematic of type 
II Si-SixGe1-x core-shell nanowires, constructed based on the HRTEM data of Fig. 2.8(j), the 
corresponding FFT data of Fig. 2.8(k), as well as the STEM data of Fig. 2.8(l).  By comparison to 
the type I shell morphology, type II samples show a hexagonal shell elongated along one direction, 
with a non-uniform thickness. The FFT data of Fig. 2.8(f) and 2.8(j) reveal spots associated with 
the {200}, {220}, {113} and {111} planes for type I, and {111}, {220}, {042} and {113} planes 
for type II Si-SixGe1-x core-shell nanowires, respectively. For type I nanowires the angle between 
two equivalent (inequivalent) facets is 110° (125°), while for type II nanowires equivalent 
(inequivalent) facets form a 117.3° (121.4°) angle. A comparison of these values with the angles 
between different crystal planes allows us to identify two {100} and four {111} planes as the facets 
of type I nanowires, corresponding to a <110> growth axis, and also two {111} and four {113} 
planes as the shell facets of type II nanowires, corresponding to a <112> growth direction. We also 
double check the two growth directions by comparing the FFTs with the standard diffraction 
patterns [Fig. 2.6(a-b)]. The data of Fig. 2.8(e-l), and the presence of two distinct shell 
morphologies have been verified in multiple samples and in different growths.  
Particularly noteworthy, the contrast between the cylindrical core and the hexagonal shell 
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morphologies can be related to the interplay between growth rate and surface diffusion during the 
VLS and CVD growth modes. Because the Au-catalyzed core VLS growth has a much higher 
precursor partial pressure, and thus growth rate compared to the un-catalyzed shell CVD growth, 
the ratio of diffusion to deposition rate for adatoms during core growth is significantly lower 
compared to the shell growth. The surface diffusion of adatoms during shell growth allows it to 
reach a morphology dictated by surface energy consideration. For diamond cubic crystals like Si 
and Ge, the surface should be terminated with low-index planes that minimize the surface energy. 
If the surface diffusion is low compared to the growth rate during shell growth, the shell growth 
will be conformal, hence cylindrical. The above argument applies not only to the shell growth, but 
also to the nanowire core growth. Indeed, <111> oriented Si nanowires grown at a lower (below 
100 mTorr) SiH4 partial pressures and elevated (above 500 C) temperatures compared to the Si 
cores of the Si-SixGe1-x core-shell nanowires discussed in this chapter, hence in a regime where 
the surface diffusion is dominant, have been shown to possess six {112} facets [47-49], consistent 
with theoretical calculations [50]. Energetic considerations (the surface energy of cubic Si and Ge 
is summarized in Table 2.3) indicate that Si nanowires grown along <110> crystal axis should be 
bound by two {100} and four {111} planes [51], similar to the <110> oriented Si-SixGe1-x core-
shell nanowire morphology of Fig. 2.8(e). Experimental observations of Si nanowire growth by 
the VLS mechanism along the <112> direction are less common, and appear to be associated with 
the presence of hexagonal phases [52]. An early study of Si micro-rods [53] oriented along the 
<112> crystal axis shows {111} and {113} facets, similar to the <112> nanowire morphology of 
Fig. 2.8(i). This combination of facets cannot be solely explained by surface energy considerations 
because {113} planes are expected to have much higher surface energy compared to low-index 
{100}, {110} and {111} planes, even after taking surface reconstruction into account [54].   
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Table 2.3: Surface energy of various surfaces for cubic Si and Ge [50] 
Surface Orientation Si (ergs/cm2) Ge (ergs/cm2) 
{100} 1879.82 1657.18 
{110} 1535.88 1412.78 
{111} 1254.24 1153.72 
{112} 1330.28 1223.66 
{113} 2921.98 2600.99 
 
 
Figure 2.8: Schematics, HRTEM, FFT and STEM data of the three different types of core-shell nanowires 
discussed in Chapter 2. The HRTEM images and their FFTs are identical in orientation, enabling a direct 
correspondence between FFTs to plane indices in real space images. (a) Ge-SixGe1-x nanowire with the 
growth direction along the <111> axis, showing a cylindrical Ge core, and hexagonal SixGe1-x shell with 
six {112} facets. (b-d) Cross-sectional HRTEM, FFT and STEM data of a Ge-SixGe1-x nanowire. (e) Type 
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I Si-SixGe1-x nanowire with the growth direction along the <110> axis, showing a cylindrical Si core and 
hexagonal SixGe1-x shell with two {100} and four {111} facets. (f-h) Cross-sectional HRTEM, FFT and 
STEM data of a <110> oriented Si-SixGe1-x nanowire. (i) Type II Si-SixGe1-x nanowire with the growth 
direction along the <112> axis, showing a cylindrical Si core and hexagonal SixGe1-x shell with two {111} 
and four {113} facets. (j-l) Cross-sectional HRTEM, FFT and STEM data of a <112> oriented Si-SixGe1-x 
nanowire. Figure 2.8: continued. 
2.5 Strain calculation 
2.5.1 Introduction to strain 
In our radial nanowire heterostructures, elastic strain exists due to the lattice mismatch 
between the core and shell(s). Strain changes the spacing and symmetry of the crystal lattice and 
leads to significant alterations in many fundamental properties, including morphology, electronic 
band structure, charge carrier transport, optical absorption/emission, and phonon spectrum. 
Consequently, understanding the strain in the structure is crucial to effectively design and engineer 
a heterogeneous system. 
Strain, generally a tensor quantity, is defined as the measure of deformation representing 
the displacement between particles in the object relative to a reference length, when there is a 
change in the configuration of a continuum body. The displacement of an object consists of two 
components: a rigid-body motion and a deformation. The component of rigid-body motion 
includes a concurrent translation and rotation of the object while maintaining the shape and size. 
Strain is a description of deformation regarding the relative displacement of part in an object, 
excluding the rigid-body motion. Displacement is a vector field defining the change in position of 
a given point between the strained and unstrained cases. The displacement vector 𝒖 and the strain 



















The indices correspond to the direction of force and the surface normal on which it is acting, e.g. 
𝑥𝑦 indicates a deformation in the 𝑦-direction of a surface whose normal is along the 𝑥-direction. 
Terms along the main diagonal of Eq. (2.2) RHS are the normal components of strain, representing 
the amount of stretch or compression along the material line element. The sign of the normal strain 
indicates the type of deformation it presents: a negative value designates a compressive strain, 
while a positive one corresponds to a tensile strain. The off-diagonal terms are shear components, 
defining the amount of distortion associated with the sliding of plane layers over each other if we 
decompose the object into planes, thus resulting in shear deformation. The requirement of no rigid 
body translations or rotations forces off-diagonal shear terms to be symmetric, e.g. 𝑥𝑦 = 𝑦𝑥. 
Hence, the 9-component strain tensor can be reduced to 6 terms. For cubic crystals such as Si and 




























































where 𝐶𝑖𝑗 is the material’s elastic stiffness constant that forms a second rank tensor with 36 entries. 
Notice that the cubic crystal symmetry reduces the required number of entries to only three: 𝐶11, 
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𝐶12 and 𝐶44. Indices of the stress tensor components follow the same rule of those of the strain 
tensor components. Stress is expressed in the unit of Pascal and can be thought of as the pressure 
in a material due to an applied force. Similar to the strain tensor, the stress tensor 𝜎𝑖𝑗  is also 
symmetric and thus can be reduced to 6 components.  
2.5.2 Strain calculations using the finite element method 
We employ the continuum elasticity approach to solve the strain profile in Ge-SixGe1-x and 
Si-SixGe1-x core-shell nanowires. Since the core and shell regions have distinct morphology and 
the materials are anisotropic, the strain must be solved numerically. We calculate the elastic strain 
using a finite element modelling package (Abaqus®, Dassault Systemes). The simulated structure 
is a three-dimensional rod, with a sufficiently large length to approximate an infinite nanowire. 
The shell thickness (𝑡𝑠ℎ) is defined for each facet along the perpendicular from the core center to 
the facet plane [Fig. 2.8(a)]. We measure the shell thicknesses and crystal orientations based on 
the TEM results as summarized in Table 2.2. For example, in growth A, the Ge-SixGe1-x core-shell 
nanowires examined here have 𝑡𝑠ℎ = 4.5 nm. In growth C, for <110> oriented Si-SixGe1-x core-
shell nanowires 𝑡𝑠ℎ = 3.3 nm and 𝑡𝑠ℎ = 3.4 nm for the {100} and {111} facets, respectively, while 
for <112> oriented Si-SixGe1-x core-shell nanowires 𝑡𝑠ℎ = 4.8 nm and 𝑡𝑠ℎ = 7.8 nm for the {111} 
and {113} facets, respectively. Figure 2.9 presents an example of the simulated structure 
representing a Ge-SixGe1-x core-shell nanowire, with the meshing strategy displayed and the 
boundary between its core and shell highlighted in red lines. The coordinate system denotes the 
crystal orientation of the nanowire, consistent with that shown in Fig. 2.8(a). To include the 
anisotropic nature of the nanowire, we have to adjust the coordinate system of the simulated 
structure to match the TEM data, e.g. the axial direction and shell facets are <111> and <112> 
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oriented in this Ge-SixGe1-x core-shell nanowire example. We mesh the structure with wedge 
shaped elements, leading to a finer spacing within the cross-section and a coarser one along the 
nanowire axis. This approach minimizes the computation demands while does not lose any 
accuracy, since the calculation is a quasi-two-dimensional problem in nature. To avoid rigid-body 
motion, which brings convergence problem, one end of the structure is fixed in space. A tie 
constraint is maintained between the inner surface of the shell and the outer surface of the core 
during the simulation for a coherently strained structure. The length of the simulated structure is 
200 nm, long enough to make sure the strain does not vary along the axial direction near the center. 
The lattice mismatch between the core and shell is simulated by giving shell a thermal expansion 
coefficient 𝛼𝑠 and heating the heterostructure from an initial temperature 𝑇𝑖 to a final temperature 
𝑇𝑓. For radial nanowire heterostructures with multiple shells, each shell is given its own thermal 
expansion coefficient according to the actual lattice mismatch with the core. The values of the 
three variables are chosen to satisfy Equation (2.4), while their actual values are unimportant. 




where 𝑙𝑠 and 𝑙𝑐 are the lattice constants of the shell and core. To extract meaningful strain tensor 
values, the normal components of the simulated shell strain tensor need a subtraction of the 
isotropic hydrostatic strain due to thermal expansion. This is because the thermal expansion of the 
shell already induces a strain tensor, which has the three normal components of an equal value 
𝛼𝑠(𝑇𝑓 − 𝑇𝑖) and zero shear components, before the deformation due to the interaction between the 
core and shell takes place. In addition, the shear components in the calculated strain tensor need 
to be divided by two as Abaqus uses the engineering strain. Table 2.4 presents the elastic stiffness 




Figure 2.9: An example of the simulated structure for a <111> oriented Ge-SixGe1-x core-shell nanowire, 
where the meshing elements are displayed and the contour of the core is highlighted by red lines. The 
coordinate presents the crystal orientation of the nanowire.  
Table 2.4: Lattice constant and cubic elastic stiffness of Si and Ge [55, 56] 
Material Lattice Parameter (Å) 𝐶11 (GPa) 𝐶12 (GPa) 𝐶44 (GPa) 
Si 5.431 165.8 63.9 79.6 
Ge 5.658 128.5 48.3 66.8 
Lattice constants and elastic stiffness of SixGe1-x alloy are calculated as the linear interpolation 
between those of Si and Ge. 
2.6 Raman spectrum measurement 
2.6.1 Introduction to Raman spectroscopy 
Raman spectroscopy is a powerful non-destructive material characterization approach 
typically used to determine the vibrational modes of molecules. Raman spectroscopy is widely 
used to provide a structural fingerprint to identify materials and crystal structures. Raman 
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spectroscopy relies upon the inelastic scattering of visible to near-infrared photons by the 
vibrational modes of a sample, known as Raman scattering. A source of monochromatic light, 
usually from a laser, interacts with molecular vibrations, phonons or other excitations in the sample 
and results in an energy shift of the laser photons. The frequency and intensity of the scattered 
light are then measured to gather information about the vibrational modes in the sample, which are 
fingerprints of the sample since those modes of a molecule or crystal lattice are specific to each 
material. Figure 2.10 presents the energy level diagram in a sample to illustrate the transitions 
involved in Raman spectroscopy. The ground state of the sample’s molecule has energy 𝐸0 and 
the electronic excited state has ℎ𝑣𝑚 higher energy than the ground level. In a real sample there can 
be more than one excited state, corresponding to different vibrational modes. The first transition 
shows the elastic scattering process where the incident and scattered photon has the same energy, 
known as Rayleigh scattering. The molecule is first excited to a virtual state (dotted line) from the 
ground state after absorbing a photon of energy ℎ𝑣0, then decays back to the original ground state 
and emits a photon of the same energy. The second and third transitions present the inelastic 
Raman scattering process, where the scattered photon has lower and higher energy compared to 
the incident photon, known as Stokes scattering and anti-Stokes scattering, respectively. Similar 
to Rayleigh scattering, the molecule is still first excited to a virtual state, while the scattered photon 
can have ℎ𝑣𝑚 lower or higher energy than the incident photon, depending on whether the initial 
and final states are the ground or excited states. 
The procedure to acquire Raman spectrum is as follows, a sample is illuminated with a 
laser beam. Photons radiated from the illuminated spot is then collected and sent through a 
monochromator to filter out the elastically scattered photons at the same wavelength of the incident 
photon, while the inelastically scattered photons are directed to the detector. In a measured Raman 
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spectrum, we usually have the detected light intensity plotted against Raman shift. Raman shift is 
typically presented in a wavenumber, which has the unit of inverse length (cm-1). It is calculated 
as 1/𝜆𝑖𝑛𝑐 –  1/ 𝜆𝑠𝑐𝑎𝑡 , where 𝜆𝑖𝑛𝑐  and 𝜆𝑠𝑐𝑎𝑡  are the wavelength of the incident and scattered 
photon, respectively.  
 
Figure 2.10: Schematics showing the elastic and inelastic scattering of photons in a material.  
2.6.2 Raman Spectroscopy of Si and Ge 
 For cubic crystals such as Si and Ge, the discrete energy levels shown in Fig. 2.10 are the 
collective oscillations of the lattice. Phonons represent those excited states as quantized vibrational 
modes, and have an anisotropic energy vs. wavevector dispersion relation. Figure 2.11(a-b) shows 
the phonon dispersion curves for Si and Ge, respectively. Both Si and Ge have two atoms per 
primitive cell; hence, they exhibit three acoustic phonon branches as well as three optical phonon 
branches. The three branches of each kind further divide into a single longitudinal and two 
transverse branches. For both Si and Ge, the three acoustic phonon modes have zero frequency 
thus zero energy at the zone center (𝛤 point). On the other hand, the three optical phonon modes 
have finite energy. Both acoustic and optical phonon modes are triply degenerate at the zone 
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center. The magnitude of the momentum of a photon is negligible compared to that of a phonon, 
therefore only the zone-center phonon modes can show up in a Raman spectrum as required by 
momentum conservation. Additionally, energy conservation indicates that the wavenumber of the 
Raman mode is governed by the zone-center optical phonons that have a non-zero frequency. 
Consequently, only a single peak of 520 and 300.5 cm-1 can be observed in the Raman spectrum 
of Si and Ge, respectively.  
 
Figure 2.11: Phonon dispersion relation for (a) Si and (b) Ge. (Figure adapted from Ref. [57]) 
 The frequency and dispersion of the phonon modes in Si and Ge are extremely sensitive to 
strain due to the modification of lattice spacing and crystal symmetry. Generally, strain can lead 
to a splitting of the triply degenerate zone-center optical phonon modes, along with a larger or 
smaller wavenumber of the Raman shift depending on whether the strain is compressive or tensile. 
Therefore, we can use Raman spectra to probe the strain in our radial nanowire heterostructures. 
We will discuss this method in detail in Section 2.7.  
2.6.3 Experimental setup of Raman spectroscopy  
We conduct Raman spectrum measurements using the Renishaw InVia μ-Raman 
spectrometer with a backscattering geometry, 532 nm incident laser with around 1 μm2 focused 
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spot size and 13 kW·cm-2 power density, and 100× objective lens. The small laser spot size and 
high resolution of the microscope allow us to acquire spectrum from an individual nanowire. 
Raman measurements are first done on bare Ge and Si nanowires to provide baselines for the 
unstrained Ge-Ge and Si-Si Raman modes. We evaporate 20/60 nm Ti/Au onto the substrate before 
dispersing nanowires to eliminate Raman signals originating from the substrate that can overlap 
with those from the nanowires. Figure 2.12(a) presents the Raman spectrum of a bare Ge nanowire, 
showing the Ge-Ge mode at 300.5 cm-1. On the other hand, we observe two types of Raman spectra 
for our bare Si nanowires, presented in the red and black lines in Fig 2.12(b), respectively. For the 
first type, there is a single Si-Si mode at 520.6 cm-1. The second type shows two Si-Si Raman 
modes, with the nominal Si-Si mode slightly red shifted from 520.6 cm-1 to 519 cm
-1
 (Si-Si 1) and 
one additional Si-Si mode at around 495 cm-1 (Si-Si 2). In Figure 2.12(a-b), the peak positions 
corresponding to the active Raman modes are labeled with vertical dashed lines for all three types 
of bare Ge and Si nanowires.  
 
Figure 2.12: Raman spectra collected from individual Ge and Si nanowires. (a) Raman spectrum of a Ge 
nanowire (NW039 in the growth catalog). (b) Raman spectra of two types of Si nanowires, presented in red 
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and black lines, respectively (NW185 in the growth catalog). The peak position associated with individual 
Raman mode is marked with a vertical dashed line. Figure 2.12: continued. 
2.6.4 Raman spectra of Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires 
Figure 2.13 reveals the Raman spectrum of an individual Ge-SixGe1-x core-shell nanowire 
from growth A. We observe five Raman modes, including two Ge-Ge Raman modes for both the 
Ge core and SixGe1-x shell, two Si-Ge and one Si-Si Raman modes for the SixGe1-x shell. The peak 
at 305 cm-1 is associated with the core Ge-Ge Raman mode, showing a blue shift from the bulk 
value of 300.5 cm-1 due to a compressive strain. The peak at 285 cm-1 is associated with the shell 
Ge-Ge mode. Two Si-Ge Raman modes are observed for the SixGe1-x shell at 394 and 419 cm
-1, 
due to the localized Si-Si motion in the neighborhood of different number of Ge atoms in the alloy 
[58]. The 394 cm-1 mode has a significantly higher intensity than the 419 cm-1 mode. Finally, the 
peak at 473 cm-1 is associated with the shell Si-Si mode.  
The Si:Ge shell content value, 𝑥 = 0.57 is determined from the relative intensities of the 
Si-Si, Si-Ge (major peak), and Ge-Ge shell Raman modes in the Raman spectra of individual 
nanowires for growth A [59, 60]. The intensity is the area integration of the Gaussian-Lorentzian 
fit of the corresponding Raman mode. For a single spectrum, we can extract the shell Ge content 
using the relative intensity of the shell Si-Si and Si-Ge Raman modes, or that of the Ge-Ge and Si-













where 𝐴1 and 𝐴2 are constants, whose values used are 1.85 and 3.2 respectively [59], 𝑥 is the Si 
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mole fraction in the SixGe1-x alloy. We repeat the calculation for multiple nanowires and take the 
average of the results as the extracted composition.  
   
Figure 2.13: Raman spectrum of an individual Ge-SixGe1-x core-shell nanowire. The peak position 
associated with each Raman mode is marked with a vertical dashed line. 
We now turn to the Raman signature of the two types of Si-SixGe1-x core-shell nanowires. 
Figure 2.14(a-b) shows the Raman spectrum examples for the two types of Si-SixGe1-x core-shell 
nanowires that are categorized as type I and II in Section 2.4, belonging to growth C. Figure 2.14(a) 
shows a Raman spectrum revealing two peaks at 515 cm-1 and 504 cm-1, which we associate with 
the Si-Si mode from the core and shell, respectively. The core Si-Si mode is red shifted with respect 
to the unstrained Si-Si Raman mode of 520.6 cm-1, indicating a tensile strain. Also visible in Fig. 
2.14(a) data are the Ge-Ge mode at 292 cm-1, originating from the SixGe1-x shell, and two peaks at 
409 cm-1 and 434 cm-1, associated with the Si-Ge modes of the shell. Figure 2.14(a) inset shows a 
cross-sectional STEM micrograph of the same nanowire the main panel data was acquired from, 
which reveals the heterostructure is type I, oriented along <110>. Figure 2.14(b) shows a Raman 
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spectrum similar to Fig. 2.14(a) data, but with a third Si-Si peak at 487 cm-1. Also noteworthy, Fig. 
2.14(b) data shows that the core Si-Si mode has a larger red shift by comparison to the unstrained 
Si-Si Raman mode than Fig. 2.14(a) data. The inset of Fig. 2.14(b) shows a cross-sectional STEM 
micrograph of the same nanowire, revealing a type II heterostructure, oriented along <112>. We 
have verified the above correlation between absence (presence) of the third Si-Si peak in Raman 
spectra, with the type I (II) heterostructure via cross-sectional TEM/STEM in multiple nanowire 
samples. This result is in agreement with previous studies [52, 61] correlating the growth direction 
and Raman spectra in bare Si nanowires, which show that Si nanowires oriented along the <112> 
direction can exhibit an additional Si-Si peak associated with hexagonal phases, which we have 
also experimentally verified [Fig. 2.12(b)]. Hence, we can directly link the terminology of type I 
and II between our bare Si nanowires and Si-SixGe1-x core-shell nanowires, and associate it with 
the nanowire orientation. Our nanowires do not exhibit kinking, and the Raman spectra collected 
at different positions along the nanowire are very similar, indicating the crystal structure and 
growth direction stem from the nucleation phase [40]. Similar to Ge-SixGe1-x core-shell nanowires, 
we can extract the Si shell content, 𝑥 = 0.68, determined using the relative intensities of the shell 
Si-Si, Si-Ge, and Ge-Ge Raman modes. The shell composition is the same for both <110> and 
<112> oriented Si-SixGe1-x core-shell nanowires. 
2.7 Calculate the strain-induced shift of Raman modes using lattice dynamic theory 
In the previous section, we show that we can use the red or blue shift of the Raman modes 
to determine whether the crystal is tensile or compressively strained. In this section, we want to 
evaluate the connection between strain and the strain-induced shift of the Raman modes 




Figure 2.14: Comparison of Raman spectra between <110> and <112> oriented Si-SixGe1-x core-shell 
nanowires. (a) Raman spectrum of a <110> oriented Si-SixGe1-x core-shell nanowire with two Si-Si Raman 
modes. Inset: cross-sectional STEM micrograph of the same nanowire as in the main panel. (b) Raman 
spectrum of a <112> oriented Si-SixGe1-x core-shell nanowire with three Si-Si Raman modes. An additional 
Si-Si core mode is observed. The thicker shell leads to higher intensity of the Si-Si, Ge-Ge, and Si-Ge shell 
modes. Inset: cross-sectional STEM micrograph of the same nanowire.   
using lattice dynamic theory. Generally, the elastic strain shifts and splits the triply degenerate 
optical phonon modes at the zone center in a cubic crystal. The strain-induced shift of each optical 
phonon branch, and the corresponding Raman mode can be calculated by solving the secular 
equation of lattice dynamic theory [62, 63]: 
|
𝑝 𝑥𝑥 + 𝑞( 𝑦𝑦 + 𝑧𝑧) − 𝜆 2𝑟 𝑥𝑦 2𝑟 𝑥𝑧
2𝑟 𝑥𝑦 𝑝 𝑦𝑦 + 𝑞( 𝑥𝑥 + 𝑧𝑧) − 𝜆 2𝑟 𝑦𝑧
2𝑟 𝑥𝑧 2𝑟 𝑦𝑧 𝑝 𝑧𝑧 + 𝑞( 𝑥𝑥 + 𝑦𝑦) − 𝜆
| = 0 (2.7) 
where 𝑖𝑗 is the strain tensor component and 𝑝, 𝑞, and 𝑟 are the material’s phonon deformation 
potential values, given in Table 2.5. The strain tensor components are referenced to the 
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crystallographic axes 𝒖𝟏 = [100], 𝒖𝟐 = [010], 𝒖𝟑 = [001]. The eigenvalue of the secular equation 
𝜆𝑖  =  𝜔𝑖
2  − 𝜔𝑖0
2  describes the strain-induced shift of mode 𝑖, where 𝜔𝑖0 is the optical phonon 
frequency without strain. The eigenvector describes the associated phonon wavevector under 
strain. The intensity of Raman mode 𝑖 can be computed as follows [44, 64]: 
𝐼(𝑖) ∝ |𝑬𝒊𝒏𝒄
𝑻 ∙ 𝑹′(𝒊) ∙ 𝑬𝒔𝒄𝒂𝒕|
2
(2.8) 
where 𝑹′(𝒊) is the Raman tensor under strain for mode 𝑖, expressed in the following equation: 






′  is the eigenvector corresponding to eigenvalue 𝜆𝑖 , which is the strained phonon 
wavevector. 𝑹(𝒋) is the Raman tensor for unstrained modes using the unstrained crystallographic 














To compare the relative intensity of the calculated Raman modes, the incident (𝑬𝒊𝒏𝒄) and scattered 
( 𝑬𝒔𝒄𝒂𝒕 ) light polarizations are assumed parallel to the nanowire axis. This assumption is 
theoretically justified by an “antenna effect” [66, 67], and experimentally verified with our own 
measurement setup by observing a 𝑐𝑜𝑠2𝜃  dependence of the scattered beam intensity if the 
incident light polarization is aligned at an angle 𝜃 with respect to the nanowire main axis. As such 
we will assume 𝑬𝒊𝒏𝒄 || [111] for Ge-SixGe1-x core-shell nanowires and 𝑬𝒊𝒏𝒄 || [110] or [112] for Si-
SixGe1-x core-shell nanowires, while the actual nanowire orientation should be consistent with that 
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set in the Abaqus strain simulation. We have also experimentally verified 𝑬𝒔𝒄𝒂𝒕 to be parallel to 
𝑬𝒊𝒏𝒄 by inserting a polarizer before the detector of the scattered light. 





Si -1.84 [68] -2.35 [68] -0.71 [69] 
Ge -1.66 [68] -2.19 [68] -1.11 [70] 
Phonon deformation potentials of the SixGe1-x alloy are calculated as the linear interpolations 
between those of Si and Ge. 
2.8 Simulation of the strain distribution and calculation of the strain-induced Raman 
mode shift for core-shell nanowires 
We simulate the strain profiles in our core-shell nanowires using the FEM approach 
described in Section 2.5.2 and calculate the strained-induced Raman mode shift using the 
procedure detailed in Section 2.7. Figure 2.15 presents the results for Ge-SixGe1-x core-shell 
nanowires of growth A, including the diameter dependence of the calculated and experimentally 
obtained core Ge-Ge Raman modes [panel (a)], along with two-dimensional contour plots of the 
strain tensors [panels (b-c)] for a sample nanowire. In Figure 2.15(a) we show the calculated Ge-
Ge mode Raman shift as a function of the nanowire diameter (𝑑) for Ge-SixGe1-x core-shell 
nanowire heterostructures with 𝑡𝑠ℎ = 4.5 nm, determined from their cross-sectional TEM results.  
The calculation procedure of the nanowire diameter dependence data of Raman modes is similar 
for all radial nanowire heterostructures investigated in this thesis, which is detailed as follows. We 
first build multiple heterostructures with different diameters that can cover the 𝑑 range in the actual 
growth, and perform strain simulations for each heterostructure. In each simulation, the output data 
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provides the strain tensor at each node determined by the FEM meshing strategy. We then calculate 
the Raman modes under strain and their intensities for each node using Eqs. (2.7) and (2.8), 
respectively. Figure 2.16(a-f), (g-l) and (m-r) show examples of the three calculated core Raman 
modes and their associated intensities for <110>, <112> oriented Si-SixGe1-x and <111> oriented 
Ge-SixGe1-x core-shell nanowires of growths C and A, respectively. We note throughout this thesis, 
all contour plots of the nanowire cross-sections that present the Raman data or strain tensors are 
taken in the middle of the 200 nm long simulation structures, within the region where the simulated 
strain tensors do not change along the nanowire axis. The coordinates shown in Fig. 2.16(a), (g) 
and (m) indicate the crystal orientations. Although the solution of the secular equation predicts 
three non-degenerate core Si-Si or Ge-Ge Raman modes, we find only one Si-Si or Ge-Ge core 
mode with significant intensity for all three types of core-shell nanowires discussed in this chapter. 
Consequently, the nodal value of the calculated Raman mode is simply that of the only active 
mode. In general, the nodal value is the average of all three Raman modes weighted by their 
intensities. Finally, we compute each data point in the diameter dependence data [the solid line in 
Fig. 2.15(a)] as the average of all nodal values since the meshing size is uniform. 
 
Figure 2.15: Strain distribution and strain-induced Raman mode shift of Ge-SixGe1-x core-shell nanowires, 
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with 𝑥 = 0.57. (a) Diameter dependence of core Ge-Ge Raman modes measured along individual Ge-
SixGe1-x core-shell nanowires, where the nanowire tapering leads to a diameter change. The different 
symbols correspond to different nanowires. The red and blue solid lines indicate the calculated core Ge-Ge 
Raman modes using cylindrical and hexagonal shell cross-sections, respectively. (b) Calculated strain 
contour plots of Ge-SixGe1-x core-shell nanowire with a hexagonal shell. (c) Calculated strain contour plots 
of Ge-SixGe1-x core-shell nanowire with a cylindrical shell. Figure 2.15: continued. 
 
Figure 2.16: Raman modes shift and intensity calculations for the core regions of core-shell nanowires. (a-
c) Three Si-Si Raman modes in the core region of a <110> oriented Si-SixGe1-x core-shell nanowire and (d-
f) the associated intensities. (g-i) Three Si-Si Raman modes in the core region of a <112> oriented Si-
SixGe1-x core-shell nanowire and (j-l) the associated intensities. (m-o) Three Ge-Ge Raman modes in the 
core region of a <111> oriented Ge-SixGe1-x core-shell nanowires and (p-r) the associated intensities. Only 
one core Raman mode is active (with non-zero intensity) in each kind of nanowire. The upper scale bar is 
for panels (a-l), while the lower scale bar is for panels (m-r). 
A comparison between the calculated Raman shift for hexagonal and cylindrical cross-
sections in Fig. 2.15(a), assuming identical shell areas, shows very similar results within the 
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experimental error. For both cases, as the ratio of shell over core volume decreases with increasing 
diameter, the strain in the core and the strain-induced shift of the Ge-Ge Raman core mode are 
reduced. Altogether, Fig. 2.15 data indicates that while small differences exist between the strain, 
and corresponding Raman shift for cylindrical and hexagonal shell morphologies, the assumption 
of a cylindrical shell, perhaps more pedagogical, is also a very good approximation to calculate 
the strain and the corresponding Raman shift. This cylindrical approximation is particularly 
convenient if shell facets are not well discernible, like the other types of radial nanowire 
heterostructures to be discussed in Chapters 3 and 4. 
Figure 2.17(a) summarizes the core Si-Si Raman mode shift as a function of diameter 
acquired from individual Si-SixGe1-x core-shell nanowires of growth C, along with the calculations. 
Using the Fig. 2.14 data, we assign the <110> or <112> growth direction to individual nanowires, 
if their respective Raman spectrum exhibits two or three Si-Si modes, respectively. For both <110> 
and <112> oriented nanowires the core Si-Si Raman mode shift increases with diameter, consistent 
with a larger tensile strain at smaller diameters. Consistent with the Fig. 2.14 data, Fig. 2.17(a) 
results show a larger shift for the core Si-Si Raman mode in <112> oriented nanowires. Two-
dimensional contour plots of the elastic strain in <110> and <112> oriented Si-SixGe1-x core-shell 
nanowires, calculated using finite element simulations are shown in Fig. 2.17(b) and 2.17(c), 
respectively. The elastic strain tensors are then converted into their corresponding shifted Raman 
modes and are shown in Fig. 2.17(a) with solid lines. We note that the cubic elastic stiffness, 
phonon deformation potentials and the nominal unstrained Si-Si Raman mode shift of 520.6 cm-1 
may be less well-defined in <112> oriented Si-SixGe1-x core-shell nanowires due to hexagonal 
phases [61]. This may account for the wider distribution of the experimentally acquired Si-Si 




Figure 2.17: Strain distribution and strain-induced Raman mode shift of Si-SixGe1-x core-shell nanowire, 
with 𝑥 = 0.68. (a) Diameter dependence of core Si-Si Raman modes for the two types of Si-SixGe1-x core-
shell nanowires. The symbols (solid lines) represent experimental data (calculations). (b) Calculated strain 
in <110> oriented, and (c) <112> oriented Si-SixGe1-x core-shell nanowires. The strain profiles are distinct 
due to the elastic constants’ anisotropy. 
2.9 Orientation dependent shell growth rate for Si-SixGe1-x core-shell nanowires 
Lastly, we address an interesting experimental observation, namely that the shell CVD 
growth results in different shell thickness values, depending on the nanowire growth axis. Indeed, 
an examination of growths B - D shows that nanowires oriented along the <112> axis consistently 
have a larger shell thickness compared to nanowires from the same growth, which are oriented 
along the <110> axis. This is noteworthy because it implies that the same family of planes, i.e. 
{111} possess different growth rates depending on the nanowire growth axis during the same 
growth under identical growth conditions. Furthermore, the difference in the shell thickness 
becomes more pronounced as the shell CVD growth temperature increases, which suggests a 
higher activation energy for the shell growth of <112> nanowires. An example is provided in Fig. 
2.18(a-f), which shows HRTEM, FFT and STEM data for both <110> and <112> oriented Si-
SixGe1-x nanowires of growth D. The difference in the shell thickness is noticeably larger than that 
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in Fig. 2.8 (growth B). The different shell growth rates are presumably due to different surface 
hydrogen desorption rates, and suggest that hexagonal phases present in <112> oriented nanowires 
change the surface energies to stabilize facets along {113} planes and also affect the hydrogen 
desorption rates [71]. Based on previous discussions in this chapter, a possible explanation for the 
appearance of the seemingly energetically unfavorable shell morphology of <112> Si-SixGe1-x 
core-shell nanowire could be that the hexagonal phases reduce the surface energy of {113} planes 
to favor them as shell facets. Previous experimental [72], and theoretical [73] studies have also 
suggested that self-interstitials in {113} stacking faults lead to a reduction of the Si {113} surface 
energy, and to the presence of hexagonal phases [74, 75]. This may explain the unusual shell 
faceting of <112> oriented nanowires, at variance to a rectangular cross-section terminated by 
{111} and {110} planes expected based on energetic considerations [76, 77]. 
 
Figure 2.18: Shell thickness difference between <110> and <112> oriented Si-SixGe1-x core-shell 
nanowires are exaggerated at higher shell growth temperatures. (a-c) and (d-f) are cross-sectional HRTEM, 
FFT and STEM images for <110> and <112> oriented Si-SixGe1-x nanowires (growth D), respectively.  
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 We also perform a Si-SixGe1-x core-shell nanowire growth (growth E in Table 2.2) with a 
much thinner shell of ~2 nm at a reduced shell growth temperature of 370 °C, with other growth 
conditions similar to growths B and C. Figure 2.19 shows the cross-sectional TEM image of one 
<110> oriented nanowire obtained in this growth, the inset is the corresponding STEM 
micrograph. The data shows that the SixGe1-x shell still covers the whole perimeter of the Si core 
and appears to be hexagonal, indicating the absence of island growth mode during the shell growth 
and that the shell morphology is determined in the nucleation phase at the very beginning of the 
CVD growth.   
 
Figure 2.19: Cross-sectional TEM image of a Si-SixGe1-x core-shell nanowire with a very thin SixGe1-x 
shell. The shell shape is still hexagonal and covers the complete perimeter of the core. Inset is the 
corresponding STEM image. 
2.10 Summary 
In this chapter, we use Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires as examples to 
discuss the structural analysis techniques applicable to all radial nanowire heterostructures 
investigated in this thesis. We discuss the growth, SEM/TEM imaging, FEM strain simulation, 
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experimental acquisition and calculation of Raman modes of Ge-SixGe1-x and Si-SixGe1-x core-shell 
nanowires. We demonstrate that the shell morphology and Raman spectra of the epitaxial Ge-
SixGe1-x and Si-SixGe1-x core-shell nanowires are closely correlated. Cross-sectional TEM imaging 
reveals two distinct hexagonal shell morphologies for Si-SixGe1-x nanowires that depend on the 
growth direction. Specifically, Si-SixGe1-x nanowires growing along the <110> crystal axis are 
terminated by two {100}, and four {111} planes, while nanowires growing along the <112> crystal 
axis are terminated by two {111}, and four {113} planes. Remarkably, micro-Raman spectroscopy 
and cross-sectional TEM imaging performed on the same Si-SixGe1-x core-shell nanowire reveal a 
direct correlation between the Raman spectrum and shell morphology. Therefore, both techniques 
are key ingredients to accurately probe the strain in the radial nanowire heterostructure. The 
combination of the cross-sectional TEM imaging to determine the shell morphology and Raman 
spectroscopy to assess the SixGe1-x shell alloy composition allows us to build an accurate 
simulation structure for strain calculations, and then apply lattice dynamic theory to convert the 
calculated strain to Raman modes. The good agreement between the calculated and experimental 




Chapter 3 : Enhanced Electron Mobility in Non-Planar Tensile Strained Si 
Epitaxially Grown on SixGe1-x Nanowires2  
3.1 Introduction 
We report the growth and characterization of epitaxial, coherently strained SixGe1-x-Si 
core-shell nanowire heterostructure through VLS growth mechanism for the SixGe1-x core, 
followed by an in-situ ultra-high-vacuum CVD growth for the Si shell. Raman spectra acquired 
from individual nanowires reveal the Si-Si, Si-Ge and Ge-Ge modes of the SixGe1-x core, and the 
Si-Si mode of the shell. Due to the compressive (tensile) strain induced by lattice mismatch, the 
core (shell) Raman modes are blue (red) shifted compared to those of unstrained bare SixGe1-x (Si) 
nanowires, in good agreement with values calculated using continuum elasticity model coupled 
with lattice dynamic theory. A large tensile strain of up to 2.3% is achieved in the Si shell, which 
is expected to provide quantum confinement for electrons due to a positive core-to-shell 
conduction band offset. We demonstrate n-type MOSFETs using SixGe1-x-Si core-shell nanowires 
as channel, and observe a 40% enhancement of the average electron mobility compared to control 
devices using Si nanowires, due to an increased electron mobility in the tensile-strained Si shell.  
Quantum confinement of carriers in a high-mobility region benefits the transport property.  
Hole confinement in the Ge cores has been realized in Ge-Si and Ge-SixGe1-x core-shell nanowires 
[79, 80], due to a large valence band offset between Ge and Si. Electron confinement in group IV 
 
2 Part of this chapter was published previously: [78] F. Wen and E. Tutuc, "Enhanced Electron Mobility in 
Nonplanar Tensile Strained Si Epitaxially Grown on SixGe1-x Nanowires," Nano Lett, vol. 18, pp. 94-100, 2018. 
   F. Wen performed the nanowire growths, TEM, Raman measurements, simulations, calculations, MOSFET 
fabrications and electrical characterizations. F. Wen and E. Tutuc analyzed the data and co-wrote the manuscript. Both 
authors have contributed to and approved the final version of the manuscript. 
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core-shell heterostructures is, however, more challenging to achieve due to smaller conduction 
band offset between Si and Ge. Furthermore, the relative position of the conduction band edge 
depends on the strain in a Si-Ge system [81, 82]. In epitaxial, coherently strained core-shell 
nanowire heterostructures the lattice mismatch-induced elastic strain changes both the band 
structure and the band alignment between the core and shell. Previous studies have reported 
electron confinement in coherently tensile-strained Si layers on relaxed [83, 84] and compressive-
strained [85] SixGe1-x planar substrates. Moreover, those heterostructures also show enhanced 
electron mobility with respect to unstrained Si, due to a reduced electron effective mass in the 
transport direction, and a reduction of intervalley phonon scattering [86]. Various techniques have 
been adopted to induce tensile strain in non-planar Si MOSFETs, including nano-patterning of 
strained Si on insulating substrates [87, 88], the use of SiC as source/drain and/or SiN liner [89], 
strain response due to gate electrode [90] or oxide [91], and the use of strain-relaxed SixGe1-x buffer 
as virtual substrate [92]. The one-dimensional counterpart of strained Si on SixGe1-x, namely 
coherently strained SixGe1-x-Si core-shell nanowires represent a promising platform for high 
mobility n-type MOSFETs, because they combine quantum confinement and enhanced electron 
mobility in the strained Si shell, with the enhanced electrostatic control of the Ω-gate or GAA 
geometry.  
The chapter is organized as follows. In Section 3.2, we discuss the planar counterpart of 
SixGe1-x-Si core-shell nanowires that inspires this study. Section 3.3 presents the growth and 
SEM/TEM imaging of the SixGe1-x-Si core-shell nanowire. Section 3.4 shows the Raman spectra 
acquired from individual nanowires, and the calculation results of strain tensors presented in the 
form of two-dimensional contour plots. Section 3.5 presents the diameter dependence data of the 
calculated core and shell Si-Si Raman modes under strain in SixGe1-x-Si core-shell nanowires. In 
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Section 3.6, we demonstrate the electron transport properties of SixGe1-x-Si core-shell nanowires 
by fabricating n-type MOSFETs using these nanowires as channel. Section 3.7 shows the 
fabrication process flow of nanowire MOSFETs. Section 3.8 presents the approach to calculate the 
gate capacitance of nanowire MOSFETs. The contents in Sections 3.7 and 3.8 are applicable to 
the nanowires discussed in this chapter as well as those in Chapter 4. Section 3.9 summarizes the 
chapter. 
3.2 Performance enhancement in tensile strained-Si n-type MOSFETs 
 We first introduce the planar strained Si n-type MOSFETs grown on a relaxed SixGe1-x 
virtual substrate. Figure 3.1(a) shows the schematic of the cross-section of a planar strained Si n-
type MOSFET. The fabrication process of this planar device starts with a Si(100) substrate, 
followed by a SiGe graded buffer and then a relaxed SixGe1-x virtual substrate, and is finally 
terminated by a Si layer coherently strained to the virtual substrate. As mentioned in the earlier 
section, bulk Si with biaxial tensile strain should exhibit a higher mobility than bulk unstrained Si. 
The tensile strain splits the Si conduction band of six-fold degeneracy into two groups, a two-fold 
and a four-fold degenerate bands, as illustrated in the band diagram next to the device schematic 
in Fig. 3.1(a). Since the two-fold degenerate band has lower energy, electrons will preferentially 
populate this band. Consequently, the mobility enhancement in tensile strained Si reflects the 
reduction in intervalley scattering, as well as a reduced in-plane effective mass in the conduction 
band. Figure 3.1(b) presents the room temperature effective mobility 𝜇𝑒𝑓𝑓  against the vertical 
effective electric field 𝐸𝑒𝑓𝑓  for the strained Si devices with various Ge fraction in the virtual 
substrate. The roll-off of 𝜇𝑒𝑓𝑓 is due to Coulomb scattering at the low field and interface scattering 
at the high field. The similar shape of these curves indicates that the contributions from the 
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Coulomb and interface scattering are comparable for the strained and unstrained bulk Si devices. 
It is found that the mobility enhancement increases with a larger tensile strain in Si, thanks to a 
higher Ge content in the virtual substrate until a Ge fraction of 30%. A higher Ge content results 
in a low material quality and poor surface morphology to reduce 𝜇𝑒𝑓𝑓, due to the strain induced 
dislocations in the Si layer. 
The SixGe1-x-Si core-shell nanowire is the one-dimensional equivalent to this planar 
heterostructure. However, it does not require such a complicated multi-player heterostructure to 
avoid defects due to lattice mismatch. In a core-shell nanowire, the shell is not fully compliant to 
the core/non-planar substrate and therefore the lattice mismatch can be accommodated by both 
core and shell, resulting in a much thicker critical thickness [93]. Hence, strained Si can be grown 
directly on the SixGe1-x nanowire core without strain-induced defects and allows a GAA geometry 
for the best immunity to short channel effects. 
 
 
Figure 3.1: (a) Schematic of a strained Si n-type MOSFET. The band diagram is for a Ge composition of 
29% in the relaxed substrate. (b) Electron 𝜇𝑒𝑓𝑓  vs. 𝐸𝑒𝑓𝑓  for long-channel MOSFETs with different Ge 
fraction in the virtual substrate. (Figure adapted from Ref. [86]) 
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3.3 Growth, SEM and TEM imaging of SixGe1-x-Si core-shell nanowires  
Figure 3.2 depicts the growth of our SixGe1-x-Si core-shell nanowires, consisting of a 
sequence of VLS SixGe1-x core growth, followed by an in-situ Si shell growth using ultra-high-
vacuum CVD. The growth corresponds to NW228 in our nanowire growth catalog. We start with 
a Si(111) wafer, using diluted HF to remove the native oxide and then evaporating an 8 Å thick 
Au film. The substrate is then transferred to a cold wall ultra-high-vacuum CVD growth chamber, 
annealed in a H2 ambient at 370 °C for 15 min, which leads to the formation of Au nanoparticles 
as catalysts for the VLS growth. The SixGe1-x nanowire cores are grown at a temperature of 305 
C and pressure of 10 Torr using a combination of SiH4 (100%, 100 sccm) and GeH4 (20% diluted 
in He, 20 sccm) as precursors. Therefore, the precursor partial pressure ratio of SiH4 over GeH4 
during the core VLS growth is 25:1. The epitaxial Si shell growth is then performed in-situ at a 
temperature of 460 °C, pressure of 40 mTorr, using SiH4 as gas source (60 sccm). Figure 3.3 
presents the SEM image of the cross-section for a part of the SixGe1-x-Si core-shell nanowire 
growth substrate. Similar to the Si core growth of the Si-SixGe1-x core-shell nanowire discussed in 
Chapter 2, the VLS growth of the SixGe1-x core does not show an epitaxial pattern from the 
substrate. While the shell growth will result in additional VLS growth, based on the SEM data in 
Fig. 3.3, we find that the axial growth during the Si shell growth stage is less than 100 nm for a 10 
μm long nanowire, because of the lower precursor partial pressure. We also grow bare SixGe1-x 
nanowires (NW227 in the growth catalog) using the same VLS growth recipe as the SixGe1-x core 
of SixGe1-x-Si core-shell nanowires, as well as Si nanowires (NW214 in the growth catalog) at a 
temperature of 410 °C and pressure of 10 Torr using SiH4 as precursor. Bare SixGe1-x and Si 
nanowires serve as baselines to extract the unstrained optical phonon frequencies in the core and 
shell, respectively, while bare Si nanowires are also used to fabricate n-type MOSFET control 
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devices. Recalling the discussions in Section 2.2 on controlling the nanowire growth direction, we 
have optimized the VLS growth recipes aiming to produce <110> oriented nanowires exclusively 
for the study in this chapter. Table 3.1 summarizes the detailed growth conditions of the three 
nanowire growths discussed in this chapter. 
 
Figure 3.2: Schematic of the SixGe1-x-Si core-shell nanowire growth, showing (a) Au catalyst nanoparticles, 
(b) the SixGe1-x core growth by VLS, and (c) the Si shell growth by CVD. Arrows indicate the growth 
direction in the corresponding regime. 
 
Figure 3.3: SEM image of SixGe1-x-Si core-shell nanowires. 
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We employ TEM to study the morphology and crystal structure of the SixGe1-x-Si core-
shell nanowires. Figure 3.4(a) shows the planar view TEM image of an individual SixGe1-x-Si core-
shell nanowire that illustrates a single crystal nanowire heterostructure with shell grown epitaxially 
on core, where the sidewall demonstrates no obvious saw-tooth facets [47, 94] or strain-induced 
surface roughening [43, 95]. The FFT of panel (a) data shown in the inset reveals the growth 
direction is indeed along <110>. The <110> growth direction holds in the entire 20 - 40 nm 
diameter range of the SixGe1-x-Si core-shell nanowires we have produced. We note it is also the 
case for bare Si and SixGe1-x nanowires. Figure 3.4(b) shows the cross-sectional TEM image of a 
SixGe1-x-Si core-shell nanowire. Facets for the core and shell are not well discernible, except for 
{100} planes of the shell. We measure the Si shell thickness as 𝑡𝑠ℎ = 4.2 nm, corresponding to a 




Figure 3.4: (a) Planar view TEM image of a <110> oriented SixGe1-x-Si core-shell nanowire, where 
interfaces are marked for clarity. Inset: FFT of the main panel data. (b) Cross-sectional transmission 
electron micrograph of a <110> oriented SixGe1-x-Si core-shell nanowire. The core-shell interface is marked 
for clarity. Inset:  FFT of the main panel data. The zone axis is assumed along [110] direction. 
3.4 Raman spectra and strain calculation of SixGe1-x-Si core-shell nanowires 
Similar to the Ge-SixGe1-x and Si-SixGe1-x core-shell nanowires investigated in Chapter 2, 
one main attribute of such lattice-mismatched SixGe1-x-Si core-shell nanowire heterostructure is 
the associated elastic strain. The tensile strain in the Si shell induces a conduction band energy 
splitting associated with the crystal asymmetry, resulting in reduced electron effective mass and 
enhanced electron mobility.  The strain will also shift the optical phonon frequencies, and therefore 
change the Raman spectrum of the heterostructure. We use Raman spectroscopy on individual 
SixGe1-x-Si core-shell nanowire to probe the shifted optical phonon frequencies using the approach 
detailed in Section 2.6.3. Figure 3.5 shows the Raman spectra of a 28 nm diameter SixGe1-x-Si 
core-shell nanowire [panel (a)], a 40 nm diameter SixGe1-x-Si core-shell nanowire [panel (b)], a 
bare SixGe1-x nanowire [panel (c)] and a bare Si nanowire [panel (d)]. The Raman spectrum of the 
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Si nanowire reveals a single peak at 520.6 cm-1, associated with the Si-Si Raman mode, while that 
of the SixGe1-x nanowire reveals three major peaks at 295, 407 and 478 cm
-1, associated with the 
Ge-Ge, Si-Ge and Si-Si Raman modes, respectively. Compared to the SixGe1-x nanowire, Raman 
spectra of the SixGe1-x-Si core-shell nanowires show one additional peak near 510 cm
-1, associated 
with the shell Si-Si mode. Furthermore, the three Raman modes of the SixGe1-x core of SixGe1-x-Si 
core-shell nanowires are blue-shifted compared to those of bare SixGe1-x nanowire, because of the 
compressive strain induced by the epitaxial Si shell. Conversely, the shell Si-Si Raman modes in 
the same SixGe1-x-Si core-shell nanowires are red-shifted with respect to the unstrained Si-Si mode, 
indicating a tensile strain. A comparison of the Fig. 3.5(a) and 3.5(b) data shows that the three core 
Raman modes of the 28 nm diameter SixGe1-x-Si core-shell nanowire have larger blue shifts, while 
the shell Si-Si mode has a smaller red shift, compared to those of the 40 nm diameter one. This 
finding can be explained by an increasing compressive strain in the core, and a decreasing tensile 
strain in the shell with reducing the nanowire diameter at a constant 𝑡𝑠ℎ. The average Si:Ge core 
content value, 𝑥 = 0.41 is determined from the relative intensities among the Si-Si, Si-Ge, and Ge-
Ge core Raman modes using the method detailed in Section 2.6.4 [59, 60]. This composition is in 
good agreement with the value measured from bare SixGe1-x nanowires using energy-dispersive 
X-ray spectroscopy with STEM. We find the composition depends weakly on diameter, and varies 
by less than 3% in the diameter range probed here [96].  
To better understand the dependence of Raman modes on elastic strain and further 
substantiate the coherently strained nature of our SixGe1-x-Si core-shell nanowire heterostructures, 
we calculate the strain and the strain-induced shift of Si-Si Raman modes in both core and shell 
regions as a function of diameter, and compare it with the experimental data. We calculate the 
elastic strain using FEM as described in Section 2.5.2, which takes into account the crystal elastic 
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anisotropy. For simplicity, we assume all SixGe1-x-Si core-shell nanowires have cylindrical cross-
sections. The validity for the use of such a cylindrical geometry has been justified in Section 2.8. 
Figure 3.5 also presents the simulated two-dimensional contour plots of the strain tensor [panel (e-
h)], along with the hydrostatic strain ℎ = ( 𝑥𝑥 + 𝑦𝑦 + 𝑧𝑧)/3 [panel (i)] and the corresponding 
conduction band energy (𝐸𝐶 ) calculated under strain [97, 98] for a Si0.41Ge0.59-Si core-shell 
nanowire [panel (j)]. The nanowire growth, and cross-section axes are different as indicated in 
panel (e). We find the distribution of individual strain tensor component in the core is uniform 
compared to that in the shell [99], while ℎ is uniform in both regions. The average ℎ values, 
closely related to the volume change [100], is -0.65% in the core and 0.56% in the shell in this 
example. We note the  ℎ  magnitude is large compared to values reported in strained Si n-type 
FinFETs [101].  
 
Figure 3.5: Comparison of Raman spectra acquired from an individual (a) 28 nm diameter Si0.41Ge0.59-Si 
core-shell nanowire, (b) 40 nm diameter Si0.41Ge0.59-Si core-shell nanowire, (c) Si0.41Ge0.59 nanowire, and 
(d) Si nanowire. The Si-Si in bulk Si, and Ge-Ge, Si-Ge, and Si-Si in bulk Si0.41Ge0.59 Raman modes are 
marked with vertical dash-dotted lines. Two-dimensional contour plots of the simulated (e-h) strain tensor 
components, (i)  ℎ and (j) calculated 𝐸𝐶 for a Si0.41Ge0.59-Si core-shell nanowire, with 𝑡𝑠ℎ = 4.2 nm. The 
crystal directions are indicated in panel (e). 
72 
 
Next, we discuss the approach to calculate 𝐸𝐶  of the Si0.41Ge0.59 core and Si shell in a 
Si0.41Ge0.59-Si core-shell nanowire. Unstrained Si and Ge have different conduction band 
structures. The principal conduction band minima of Si are located along the six equivalent [100] 
directions at a distance of ~85% from the 𝛤-point to the 𝑋-points in the Brillouin zone, namely the 
Δ-points, thus having a six-fold degenerate conduction band valley. Using the symbol Δ to denote 
the position in the Brillouin zone in Chapters 3 and 4 is not to be confused with using Δ to denote 
the superconductor gap energy in Chapters 5 and 6. On the other hand, the conduction band minima 
of Ge are located along the eight equivalent [111] directions at the 𝐿-points, having a four-fold 
degenerate conduction band valley since each 𝐿-point is shared by two adjacent Brillouin zones. 
Valley splitting may occur in both materials under strain, depending on the symmetry of the strain 
tensor in relation to that of the band minima. For example, a uniaxial tensile strain along the [001] 
direction will split the six-fold degenerate Δ valleys into two groups, a two-fold degenerate valley 
Δ2  along the [001] direction and a four-fold degenerate valley Δ4  along the [100] and [010] 
directions. We use 𝑘 ∙ 𝑝 method that allows us to calculate the strain-induced shift for each of the 
six Δ and eight 𝐿 valleys in both the Si0.41Ge0.59 core and Si shell regions. The energy shift of 
conduction band valley 𝑖 due to strain (∆𝐸𝐶
𝑖 ) relative to unstrained 𝐸𝐶 writes [97]: 
∆𝐸𝐶
𝑖 = Ξ𝑑
𝑖 ⋅ 𝑇𝑟(𝜺) + Ξ𝑢
𝑖 ⋅ (𝒂𝒊
𝑻𝜺𝒂𝒊) (3.1) 
where 𝜺 is the strain tensor, 𝑇𝑟(𝜺) is the trace of the strain tensor, 𝒂𝒊 is the normalized column 




𝑖  and Ξ𝑢
𝑖  are 
the dilation and uniaxial deformation potentials of the conduction band, respectively. Table 3.2 
summarizes the Ξ𝑑
𝑖  and Ξ𝑢
𝑖  values of Si and Ge used in the calculations of this chapter. Unstrained 
𝐸𝐶 values, either at the Δ or 𝐿 valleys, are extracted by assuming the Si 2𝑝3/2 core-level energy 
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being the same in both the core and shell regions [102]. The Si 2𝑝3/2 core-level energy also serves 
as the reference energy, i.e. 0 eV. For Si0.41Ge0.59 and Si the Δ valley has a much lower energy 
compared to the 𝐿 valley, and we use the unstrained 𝐸𝐶 values of 1.434 and 1.149 eV for Δ valley 
energies in the core and shell regions, respectively [102]. We then apply Eq. (3.1) to calculate ∆𝐸𝐶
𝑖  
for each of the six equivalent [100] directions using the simulated strain tensor at each meshing 
node for both the core and shell regions, and assign the minimum of the six values as the nodal 
𝐸𝐶  value under strain. We calculate a core-to-shell conduction band offset of 270 meV in the 
example presented in Fig. 3.5 based on the mean values of the calculated conduction band energies 
in both regions, indicating an electron confinement in the Si shell. This offset ranges from 265 to 
280 meV for the nanowire with a diameter from 25 to 40 nm. 




𝐿  (eV) Ξ𝑢
𝐿  (eV) 
Si -3.09 8.47 -9.02 12.4 
Ge -2.54 7.46 -6.90 11.1 
Conduction band deformation potentials of SixGe1-x alloy are calculated as the linear interpolation 
between those of Si and Ge. 
3.5 Diameter dependence of the strain and Si-Si Raman modes in SixGe1-x-Si core-
shell nanowires 
Next, we evaluate the impact of elastic strain on the optical phonon frequencies using 
lattice dynamic theory, following the same approach described in Section 2.7. Figure 3.6(a) 
summarizes the diameter dependence of the calculated (solid lines), and experimentally acquired 
(symbols) Si-Si Raman modes for Si0.41Ge0.59-Si core-shell nanowires. The unstrained Si-Si 
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Raman modes of core and shell are marked with red and black dashed lines, at 478 cm-1 and 520.6 
cm-1, respectively. The experimental data and calculations are in very good agreement, and the 
diameter dependence is explained by an increasing elastic strain in the core at reduced nanowire 
diameters, and a larger strain-induced shift of the Raman mode. Figure 3.6(b-d) show the two-
dimensional contour plots of the calculated Si-Si Raman mode shift, and Fig. 3.6(e-g) show the 
associated intensities in both core and shell regions. The three-fold degeneracy of the Si-Si Raman 
mode in either core or shell can be lifted by the elastic strain, with values for individual modes 
determined by the eigenvalues of the secular equation of lattice dynamic theory [Eq. (2.7)]. The 
intensity of each Raman mode is also calculated to identify the active modes using Eq. (2.8). In 
the Si0.41Ge0.59 core, we find only one active Si-Si Raman mode, labelled mode 1. On the other 
hand, two modes in the Si shell, labelled 1 and 2 have comparable intensity, while a third mode 3 
has a weaker intensity. Experimentally only one peak associated with the Si shell can be resolved 
in the Raman spectra, albeit with a larger full width at half-maximum (FWHM) of 11 - 14 cm-1, 
compared to 4 cm-1 measured in bare Si nanowires [Fig. 3.5(a-d)]. Consequently, in Fig. 3.6(a) we 
include the calculated values for the three shell Si-Si Raman mode along with the position of the 
weighted average using the calculated relative intensities [103]. The calculated individual shell Si-
Si Raman modes are presented in a corridor of values to indicate the variation across the shell. The 
total broadening of the shell Si-Si Raman mode ranges from 12.5 to 13.6 cm-1 according to Fig. 
3.6(a), explaining the increased FWHM observed experimentally. Overall, we find the 
experimental data agrees well with the calculated Si-Si Raman modes in both core and shell 
regions, consistent with a coherently strained heterostructure. We also find that the normal strain 
(diagonal terms in the strain tensor) shifts the shell Si-Si Raman mode from the unstrained value 
at 520.6 cm-1 [104], while the shear strain (off-diagonal terms in the strain tensor) only lifts the 
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three-fold degeneracy but does not change the weighted average. Therefore, based on the linear 
deformation potential model applied in this thesis, the calculated shell Si-Si Raman mode shift 
from 520.6 cm-1 is linearly proportional to ℎ. To help visualize the relation between strain and the 
Si-Si Raman mode shift in the Si shell, the right y-axis in Fig. 3.6(a) shows ℎ mapped from the 
Raman shift (left y-axis).  
 
 
Figure 3.6: (a) Diameter dependence of the core and shell Si-Si Raman modes for Si0.41Ge0.59-Si core-shell 
nanowires. The Si-Si Raman modes for core and shell are shown in black and red, respectively. Symbols 
represent experimental data, and solid lines represent calculations. The black and red dashed lines mark the 
position of the unstrained Si-Si Raman modes in shell and core, respectively. Experimental data of Si-Si 
Raman modes acquired from bare Si nanowire are included for comparison. The calculation results of three 
different shell Si-Si modes are presented with three corridors to indicate their variations across the shell. 
Calculated (b-d) Si-Si modes Raman shift, and (e-g) the corresponding intensities for a coherently-strained 
Si0.41Ge0.59-Si core-shell nanowire, assuming the incident and scattered light are parallel to the <110> 
nanowire growth axis. 
3.6 Electron transport in Si0.41Ge0.59-Si core-shell nanowires 
Next, we turn to the electron transport in <110> oriented Si0.41Ge0.59-Si core-shell 
nanowires using Ω-gated n-type MOSFETs with highly doped source and drain. The fabrication 
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process will be detailed in Section 3.7. Figures 3.7(a-b) show the SEM images of a Si0.41Ge0.59-Si 
core-shell and a bare Si nanowire n-type MOSFET, respectively. The devices have a same 𝐿𝐺 of 
840 nm and d of 28 and 25 nm, respectively. To realize Ohmic contact between metal contacts and 
the nanowires, we perform a low energy ion implantation of phosphorous into source and drain 
regions using gates as self-aligned masks. This approach yields low ( <  300 Ω) metal-to-
semiconductor resistance 𝑅𝐶 values, and an extension resistance of 34 ± 4 kΩ/μm in the nanowire 
diameter range investigated. We estimate the total source/drain external resistance 𝑅𝑒𝑥𝑡 to be 50 ± 
6 kΩ, for nanowire devices with a 1.5 μm source and drain extension length. Figure 3.7(c-d) shows 
the 𝐼𝐷 − 𝑉𝐷 data measured at various 𝑉𝐺 for a Si0.41Ge0.59-Si core-shell [panel (c)], and a bare Si 
nanowire device [panel (d)]. The corresponding 𝐼𝐷 − 𝑉𝐺  characteristics at different 𝑉𝐷  for the 
same devices are shown in Fig. 3.7(e-f). The 𝑉𝐺 and 𝑉𝐷 value of each trace is indicated in the 𝐼𝐷 −
𝑉𝐷 and 𝐼𝐷 − 𝑉𝐺 data, respectively. Consistent with the source and drain doping, the devices show 
n-type enhancement mode MOSFET behavior with an on/off current ratio at 𝑉𝐷 = 50 mV larger 
than 106 in Si0.41Ge0.59-Si core-shell nanowire devices. The devices possess small DIBL of a few 
tens of mV shift in the subthreshold region between the 𝑉𝐷 = 50 mV and 𝑉𝐷 = 1 V data, where 
the 𝑆𝑆 is ~100 mV/dec. In addition, we notice a reduced average 𝑉𝑇 of 1.2 V for Si0.41Ge0.59-Si 
core-shell nanowires from 1.4 V for Si nanowires, which we attribute to a smaller bandgap, and 
lower conduction band for the tensile-strained Si [105]. To decouple the contact and channel 
intrinsic resistance, in Fig. 3.7(g-h) we plot the total device resistance 𝑅𝑇𝑜𝑡𝑎𝑙 vs. 𝐿𝐺  at different 
𝑉𝐺 − 𝑉𝑇  values. The intersection point of the linear fit to the 𝑅𝑇𝑜𝑡𝑎𝑙  vs. 𝐿𝐺  data at each gate 




Figure 3.7: Electrical characteristics of Si0.41Ge0.59-Si core-shell and bare Si nanowire n-type MOSFETs. 
SEM images of (a) a Si0.41Ge0.59-Si core-shell and (b) a bare Si nanowire n-type MOSFETs. The source (S), 
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gate (G), and drain (D) contacts are labeled, and the phosphorus implant region are shaded in red. (c-d) 
Output and (e-f) transfer characteristics of the same devices shown in panels (a) and (b), respectively. The 
𝑉𝐺  (𝑉𝐷 ) value is indicated in each trace for the output (transfer) curves. 𝑅𝑇𝑜𝑡𝑎𝑙  versus 𝐿𝐺  at different 
overdrive voltages 𝑉𝐺 − 𝑉𝑇 for (g) Si0.41Ge0.59-Si core-shell and (h) bare Si nanowire n-type MOSFETs, 
respectively. Linear fits (solid lines) to the experimental data (symbols) are also included. Figure 3.7: 
continued.  
To compare the electron mobility (𝜇𝑒) in Si and Si0.41Ge0.59-Si core-shell nanowires, we 
extract the 𝜇𝑒 values in multiple devices from the 𝑉𝐺 dependence of the intrinsic channel channel 
conductance 𝐺𝑐ℎ = 𝜇𝑒𝐶Ω(𝑉𝐺 − 𝑉𝑇)/𝐿𝐺, where 𝐶Ω is the -gate capacitance per unit length, and 
𝐺𝑐ℎ = (𝑅𝑇𝑜𝑡𝑎𝑙 − 𝑅𝑒𝑥𝑡 − 𝑅𝐶  )
−1. The 𝐶Ω values are extracted from FEM simulations of an Ω-gated 
two-dimensional structure, detailed in Section 3.8. We deduce the electron mobility using 𝜇𝑒 =
(𝐿𝐺/𝐶Ω) ∙ (𝑑𝐺𝑐ℎ/𝑑𝑉𝐺) . Figure 3.8 histograms summarize the 𝜇𝑒  values extracted from over 
eighty Si and Si0.41Ge0.59-Si core-shell nanowire n-type MOSFET devices. The lines are Gaussian 
distributions with the mean and variance of the experimental data. We find the mean value of the 
electron mobilities of Si0.41Ge0.59-Si core-shell nanowire devices shows a 40% increase compared 
to that of Si nanowire devices. We note that the non-optimized gate stack reduces the mobilties for 
both bare Si and the Si0.41Ge0.59-Si core-shell nanowire n-type MOSFETs, and offsets in part the 
mobility enhancement associated with tensile strain in Si. Indeed, we expect that the use of an 
optimized gate stack to lead to a higher mobility in bare Si n-type MOSFETs, and a larger mobility 
enhancement for Si0.41Ge0.59-Si core-shell nanowire n-type MOSFETs. It is particularly 
noteworthy that <110> oriented tensile-strained Si channel has also been found to be most 
desirable for trigate n-type MOSFETs [106], coinciding with the growth direction of small 




Figure 3.8: Histograms of 𝜇𝑒 values in (a) 31 Si nanowire n-type MOSFETs and (b) 52 Si0.41Ge0.59-Si core-
shell nanowire n-type MOSFETs. Solid lines mark the Gaussian distributions corresponding to the 
experimental data. 
3.7 Nanowire MOSFET fabrication  
Figure 3.9 shows the schematics to reveal the fabrication process of n-type nanowire 
MOSFETs. We first remove the nanowires from the growth substrate by sonicating a piece of the 
growth substrate in ethanol, followed by drop-casting the nanowire solution onto a degenerately 
doped Si(100) substrate covered with a 70 nm thick thermal oxide and predefined alignment 
markers, which can also serve as the global back-gate [panel (a)]. We then deposit the Al2O3 top-
gate dielectric using the plasma assisted ALD of 70 cycles at 250 ⁰C [panel (b)], after removing 
the Si native oxide in 1:80 diluted HF for 15 sec. We measure the thin film thickness of Al2O3 as 
7.5 nm using ellipsometry on a planar Si substrate co-processed with the nanowire devices. The 
dielectric constant ( 𝑟) of the deposited Al2O3 film is 7.6, extracted from MOS capacitor devices. 
We define the top-gate using EBL, followed by sputtering TaN and metal lift-off in acetone. After 
a 10 sec O2 plasma of 35 W cleaning in a reactive ion etching (RIE) tool, we etch the Al2O3 film 
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from the source and drain regions with 1:80 diluted HF for 20 sec [panel (c)]. To realize low 
extrinsic series resistances in the devices, phosphorus is implanted at an energy of 5 keV with a 
dose of 5×1014 cm-2, using the TaN gate as a self-aligned implantation mask for the n-type 
MOSFET [panel (d)]. We activate the dopants in a rapid thermal annealing furnace at 550 ⁰C for 
10 min in a N2 ambient. We complete the device fabrication after defining the source/drain contacts 
by performing EBL, native oxide removal in 1:80 diluted HF for 15 sec, electron beam evaporation 
of 85 nm thick Ni, and metal lift-off in acetone [panel (e)]. In all EBL steps mentioned above, we 
use an electron dose of 450 C/cm2 during the exposure and PMMA A6 spin coated at 4000 rpm as 
resist, which becomes ~400 nm in thickness after 1 min bake on a 180 ⁰C hotplate and is developed 
in MIBK : IPA = 1 : 3 for 30 sec after exposure.  
 
Figure 3.9: Fabrication process of nanowire n-type MOSFETs. (a) Disperse SixGe1-x-Si core-shell 
nanowires onto an oxidized Si substrate. (b) Deposit Al2O3 gate dielectric using ALD. (c) Perform EBL, 
TaN sputtering and lift-off to define the gate pattern, followed by etching of the dielectric film elsewhere. 
(d) Self-aligned phosphorus ion implantation to dope the exposed nanowire segment for source/drain. (e) 
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Use EBL, Ni evaporation and lift-off to define the source/drain contacts. The lower parts of panels (a) and 
(c) are the SEM images of the corresponding fabrication stages. The SEM image of a completed device can 
be found in Fig. 3.7(a-b). Figure 3.9: continued. 
3.8 Extraction of 𝑪𝛀 for nanowire MOSFETs 
 
Figure 3.10: Schematic of the simulation structure to extract 𝐶Ω for Si nanowire MOSFETs. 
In this section, we demonstrate the approach to calculate 𝐶Ω that applies to all -gated 
nanowire MOSFETs studied in both Chapter 3 and 4. The simulation structure to extract 𝐶Ω is a 
two-dimensional Ω-gate cross-section of the device, according to the actual device structure 
fabricated with the process depicted in Section 3.7. The simulation parameters we adjust usually 
include the shell thickness and morphology as identified in the cross-sectional TEM imaging, the 
diameter of the cylindrical core, the thickness and dielectric constant of the conformal ALD oxide, 
and the band alignment between the core and shell(s) for core-(multi-)shell nanowires. Here for 
simplicity, we use the bare Si nanowire as an example to illustrate the 𝐶Ω calculation procedure 
for both n-type and p-type nanowire MOSFETs. Figure 3.10 shows the schematic of the structure 
to extract 𝐶Ω for bare Si nanowire MOSFETs, the gate oxide has 𝑟 = 7.6 and 𝑡𝑜𝑥 = 7.5 nm based 
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on the actual properties of our ALD Al2O3. This simulation structure extends to any radial 
nanowire heterostructures discussed in this thesis by replacing the Si nanowire cross-section with 
that of the core-(multi-)shell nanowire.  
 
Figure 3.11: Carrier density per unit length and 𝐶Ω vs. 𝑑. (a) Number of electrons per µm vs. positive 𝑉𝐺 
and (b) 𝑑 dependence of the calculated 𝐶Ω for n-type bare Si nanowire MOSFETs. (c) Number of holes per 
µm vs. negative 𝑉𝐺 and (d) 𝑑 dependence of the calculated 𝐶Ω for p-type bare Si nanowire MOSFETs.    
We use the FEM solver in the Sentaurus TCAD (©Synopsys) environment to calculate the 
carrier concentration per unit length (the 3rd dimension perpendicular to the cross-section) as a 
function of 𝑉𝐺 by solving Poisson’s equation and continuity equations self-consistently. We use 
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the density gradient model to account for the quantum mechanical effects. We construct simulation 
structures of different diameters to cover the experimental range of the growth. Figure 3.11(a) 
presents a family of curves indicating the 𝑉𝐺 dependence of the electron density per unit length for 
Si nanowires of various diameters. We extract 𝐶Ω from the slopes of the curves in the 𝑉𝐺 regime 
where the electron densities increase linearly. Figure 3.11(b) summarizes the extracted 𝐶Ω plotted 
against 𝑑 and the linear fit of the data, from which we obtain the 𝐶Ω value for individual n-type Si 
nanowire MOSFET to calculate 𝜇𝑒. Similarly, Figure 3.11(c-d) shows the hole density vs. 𝑉𝐺 data 
for different 𝑑, and the corresponding 𝐶Ω vs. 𝑑 data for p-type Si nanowire MOSFETs. 
3.9 Summary 
In conclusion, we demonstrate the growth, structural and electrical characterization of 
epitaxial, coherently strained SixGe1-x-Si core-shell nanowires. Conduction band edge energy 
calculations indicate a positive core-to-shell conduction band offset of 280 meV due to a large 
tensile strain in the Si shell. Raman spectroscopy reveals peaks associated with Si-Si, Si-Ge, Ge-
Ge modes in the core and Si-Si mode in the shell. The core (shell) peaks are blue-shifted (red-
shifted) from their unstrained values, consistent with a compressive (tensile) strain in the core 
(shell) region, and the Raman shift values agree well with calculations using lattice dynamic theory 
combined with finite-element strain simulation. Enhancement mode n-type MOSFETs using 
SixGe1-x-Si core-shell nanowires as channel show a significant increase in mobility by comparison 




Chapter 4 : Strained SixGe1-x-Ge-Si Core-double-shell Nanowire 
Heterostructures for Simultaneous Hole and Electron Mobility Enhancement3 
4.1 Introduction 
We report the growth, structural and electrical characterization of epitaxial, strained  
SixGe1-x-Ge-Si core-double-shell nanowire heterostructures designed to provide quantum 
confinement of holes and electrons in the compressively strained Ge and tensile strained Si shell, 
respectively. The growth utilizes VLS growth mechanism for the SixGe1-x core, followed by a 
sequence of in-situ ultra-high-vacuum CVD for the epitaxial Ge and Si shell growth. Using a 
combination of micro-Raman spectroscopy on individual nanowires, and lattice dynamic theory 
we determine a large compressive (tensile) hydrostatic strain of up to -0.9% (0.67%) in the Ge (Si) 
shell. We demonstrate both p-type and n-type MOSFETs using SixGe1-x-Ge-Si core-double-shell 
nanowires as channel, and observe a 500% (20%) enhancement of the average hole (electron) 
mobility compared to control devices using Si nanowires, due to an increased hole (electron) 
mobility in the compressively strained Ge (tensile strained Si) shell. An analysis of the hole 
transport at liquid nitrogen temperature provides the valence band offset in the core-double-shell 
nanowire heterostructures. We also present the impact of the Ge and Si shell thickness on the 
MOSFET device characteristics including 𝑉𝑇, carrier mobility and short channel effects.  
 
3 Part of this chapter was published previously: [108] F. Wen and E. Tutuc, "Strained SixGe1−x-Ge-Si core-double-
shell nanowire heterostructures for simultaneous hole and electron mobility enhancement," Applied Physics Letters, 
vol. 113, p. 113102, 2018. 
   F. Wen performed the nanowire growth, TEM, Raman measurements, simulations, calculations, MOSFET 
fabrications and electrical characterizations. F. Wen and E. Tutuc analyzed the data and co-wrote the manuscript. Both 
authors contributed to and approved the final version of the manuscript. 
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In previous chapters we have discussed strain engineering, which is currently a requisite 
element in enhancing the performance of MOSFETs. Tensile or compressive strain has been 
integrated into n-type or p-type MOSFETs to increase the carrier mobility and drive current, which 
remains relevant even when new materials beyond Si are examined, including Ge and various III-
V compounds [109, 110]. A variety of innovative techniques have been devised to implement both 
signs of strain into the same platform, such as compressive and tensile stressed SiN liners [111], 
global biaxial strain [112] and local epitaxial stressed source/drain [113]. In this chapter, we 
explore the approach to induce strain through lattice-engineered hetero-epitaxial growth into non-
planar MOSFETs using SixGe1-x-Ge-Si core-double-shell nanowires. Mobility enhancement and 
quantum confinement of holes and electrons have been demonstrated in Ge-SixGe1-x and SixGe1-x-
Si core-shell nanowire heterostructures in earlier studies and Chapter 3, respectively [8, 78]. They 
render the double-shell heterostructure a promising candidate for non-planar GAA MOSFETs to 
simultaneously integrate quantum confinement and strain-induced mobility enhancement for both 
electrons and holes.  
The chapter is organized as follows. In Section 4.2, we discuss a strained Si/Ge dual-
channel planar heterostructure designed for a simultaneous electron and hole mobility 
enhancement, which inspires the study presented in this chapter. We will discuss its structure, band 
diagram and carrier transport property. Section 4.3 presents the growth process and TEM imaging 
data of SixGe1-x-Ge-Si core-double-shell nanowires. We have performed multiple growths with 
different Ge and Si shell thicknesses, and will analyze one of them in detail from Section 4.4 to 
4.6. Section 4.4 presents the Raman spectrum of an individual SixGe1-x-Ge-Si core-double-shell 
nanowire, and the two-dimensional contour plot of the strain tensor. Section 4.5 shows the carrier 
transport properties of both electrons and holes probed in n-type and p-type MOSFETs using 
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SixGe1-x-Ge-Si core-double-shell nanowires as channel. Section 4.6 reveals the conduction and 
valence band alignment between the Ge and Si shell. In Section 4.7, we compare the electrical 
characteristics of Si and SixGe1-x-Ge-Si core-double-shell nanowire MOSFETs from different 
growths. Section 4.8 presents the approach to extract 𝜇𝑒𝑓𝑓 and the setup to simulate the charge 
transport property for a nanowire MOSFET. Section 4.9 summarizes the chapter. 
4.2 Strained Si/Ge dual-channel planar heterostructure for high mobility n-type and 
p-type MOSFETs 
 We discuss the planar strained Si/strained Ge dual-channel heterostructure used to fabricate 
high mobility n-type and p-type MOSFETs in this section [112, 114]. This dual-channel 
heterostructure combines a surface Si layer of tensile strain with a buried Ge layer of compressive 
strain. This planar heterostructure is grown on a relaxed SixGe1-x virtual substrate, which is 
established from the Si(100) substrate through a SiGe graded buffer. Figure 4.1(a) presents the 
cross-sectional TEM image of this planar heterostructure. Although the interfaces among different 
layers are smooth, strain-induced defects due to large lattice mismatch are visible in the Si layer. 
Figure 4.1(b) shows the device schematic of a dual-channel heterostructure MOSFET. In the study 
of Lee et al. [112, 114], the authors fabricated both n-type and p-type MOSFETs, revealing 
mobility enhancement factors of 1.7 - 1.9 for electrons and 10 - 12 for holes. In this dual-channel 
heterostructure, the surface Si layer and the buried Ge layer are the conduction channels of 
electrons and holes for the n-type and p-type MOSFETs, respectively. The separation of the n-type 
and p-type channel is due to the type-II band alignment between the Si and Ge layer [115]. Figure 
4.2 schematically illustrates the type-II band alignment between the tensile strained Si and the 
compressively strained Ge grown on a relaxed SixGe1-x virtual substrate. Similar to the planar 
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heterostructure discussed in Section 3.2, where a tensile strained Si layer is grown directly on the 
SixGe1-x virtual substrate, the six-fold degenerate conduction band valleys in the Si layer of the 
dual-channel heterostructure is also split into two groups due to a biaxial tensile strain. The group 
consisting of the two-fold degenerate valleys has a lower energy compared to the group of the 
four-fold degenerate valleys and the conduction band minimum of the Ge layer, and becomes the 
bottom-most conduction band for the dual-channel heterostructure. On the other hand, the heavy-
hole band is the top-most valence band in the compressively strained Ge layer, and has a higher 
energy than the valence band maximum of the Si layer. Therefore, electrons and holes will 
preferentially populate the two-fold degenerate conduction band valleys of Si and the heavy hole 
band of Ge in the n-type and p-type MOSFETs using the dual-channel heterostructure as channel, 
respectively. 
 The strain profile and thus the electrical characteristics of the dual-channel heterostructure 
depend on both the composition of the SixGe1-x virtual substrate, as well as the thicknesses of the 
two strained Si/Ge layers. For example, a large Ge content in the virtual substrate can result in a 
too large tensile strain in the Si layer, and the electron mobility is therefore limited by the defect 
scattering. On the other hand, if the heterostructure is optimized properly, it allows the realization 
of MOSFETs with a simultaneous mobility enhancement of both electrons and holes. Moreover, 
the hole mobility can potentially match the electron mobility to provide a symmetric pair of 
devices for CMOS. Figure 4.1(c) shows the electron and hole effective mobility as a function of 
the inversion charge concentration for the long-channel MOSFETs fabricated on bulk Si, strained 
Si on Si0.75Ge0.25 virtual substrate and the dual-channel heterostructure. The optimized n-type 
MOSFET has a layer thickness of 7.5 nm for the Si channel and 6 nm for the Ge channel, while 




Figure 4.1: (a) Cross-sectional TEM image of the strained Si/strained Ge planar dual-channel 
heterostructure. (b) Schematic of a completed MOSFET. (c) Effective mobility of electrons and holes and 
(d) ratio of the hole effective mobility over that of electrons against inversion charge concentration for long-
channel MOSFETs, including the dual-channel heterostructure, strained Si and bulk Si devices. (Figure 
adapted from Refs. [112, 114]) 
ratio of the hole effective mobility over the electron effective mobility for MOSFETs fabricated 
on the three types of substrates. For both the MOSFETs fabricated on bulk Si and strained Si on 
Si0.75Ge0.25 substrate, the hole mobility is low compared to the electron mobility. While in the dual-
channel heterostructure with a geometry of the optimized p-type MOSFET, the hole effective 
mobility matches and even exceeds the electron effective mobility at lower inversion charge 
concentrations. Therefore, this dual-channel heterostructure is a promising candidate to fabricate 
MOSFETs that allows a simultaneously enhanced electron and hole effective mobility that can 
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also match each other. The SixGe1-x-Ge-Si core-double-shell nanowire heterostructure is the non-
planar equivalent to this planar dual-channel heterostructure, which potentially becomes one 
solution to the ultimate scaling of CMOS. Using the SixGe1-x-Ge-Si core-double-shell nanowire as 
channel allows a GAA geometry for the best gate electrostatic control, and provides an enhanced 
and symmetric carrier mobility for both electrons and holes.   
 
Figure 4.2: Schematic of the energy band diagram of the planar dual-channel heterostructure, showing a 
type-II band alignment between the strained Si and Ge. (Figure adapted from Ref. [115])  
4.3 Growth and TEM imaging of SixGe1-x-Ge-Si core-double-shell nanowires 
The growth of our SixGe1-x-Ge-Si core-double-shell nanowires consists of a sequence of 
VLS SixGe1-x nanowire core growth, followed by a two-stage in-situ epitaxial Ge and Si shell 
growth using ultra-high-vacuum CVD. The additional axial VLS growth induced during the shell 
growth is again negligible compared with the core growth because of a much smaller precursor 
partial pressure. In addition, we grow bare SixGe1-x nanowires using the same VLS growth recipe 
to extract the SixGe1-x alloy composition, which corresponds to NW239 in our growth catalog. We 
also use Si nanowires grown with the recipe depicted in Section 3.3 (NW214) to make MOSFET 
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control devices to compare the carrier mobility with MOSFETs using SixGe1-x-Ge-Si core-double-
shell nanowires as channel. We have performed three different growths of SixGe1-x-Ge-Si core-
double-shell nanowires to study the impact of the thickness of Ge and Si shells on the strain and 
charge transport properties. We use the same SixGe1-x core growth recipe and tune the shell 
thickness by controlling the CVD growth temperature and time. The accuracy of the thickness 
control is impacted by the temperature variance for the same heater current setpoint in different 
growths. Therefore, cross-sectional TEM imaging must be applied to measure the actual shell 
thickness of the Ge and Si shell for each growth, in order to properly calculate the strain 
distribution and understand the charge transport property. We name the three growths of SixGe1-x-
Ge-Si core-double-shell (CDS) nanowires as CDS1, CDS2 and CDS3, which correspond to 
growths NW241, NW238 and NW240 in our nanowire growth catalog, respectively. Table 4.1 
summarizes the detailed growth conditions of all nanowires discussed in this chapter. The 5th to 
7th column contains the recipes for both the Ge and Si shell growth, separated by a semicolon. For 
clarity, we only present the structural and electrical analysis of the SixGe1-x-Ge-Si core-double-
shell nanowires obtained from one single growth (CDS2) until Section 4.7. The detailed growth 
process of the CDS2 SixGe1-x-Ge-Si core-double-shell nanowire is as follows. We first grow the 
SixGe1-x core using the VLS mechanism at a substrate temperature of 320 ⁰C using SiH4 (100%, 
100 sccm) and GeH4 (20% in He, 14 sccm) as precursors at 10 Torr. Again, the Au catalyst 
nanoparticles are generated through an Au thin film deposition on the Si(111) growth substrate 
followed by the H2 thermal annealing. Next, the Ge shell is grown in-situ epitaxially onto the 
SixGe1-x core at ~305 ⁰C, employing GeH4 (55 sccm) as precursor at a chamber pressure of 37 
mTorr. Finally, the Si shell is grown in-situ epitaxially onto the Ge shell with SiH4 (60 sccm) as 
precursor at 485 ⁰C and a chamber pressure of 41 mTorr.  
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The schematics in Fig. 4.3(a-d) depict the growth process of SixGe1-x-Ge-Si core-double-
shell nanowires. Figure 4.4 shows the SEM image of the cross-section of a part of the SixGe1-x-
Ge-Si core-double-shell nanowire growth substrate. The appearance of the nanowires resembles 
that of the SixGe1-x-Si core-shell nanowires presented in Fig 3.3, since they both feature SixGe1-x 
cores grown in similar conditions. For the SixGe1-x-Ge-Si core-double-shell nanowires discussed 
in this chapter, the core VLS growth recipe is tuned to produce an alloy composition of Si0.5Ge0.5, 




Figure 4.3: Schematic of the Si0.5Ge0.5-Ge-Si core-double-shell nanowire heterostructure growth. (a) Au 
catalyst formed by H2 annealing. (b) Si0.5Ge0.5 core growth by VLS. (c) Ge and (d) Si shell growth by CVD. 
The arrows indicate the growth directions in the corresponding regime. 
 
Figure 4.4: Cross-sectional SEM image of as-grown Si0.5Ge0.5-Ge-Si core-double-shell nanowires 
spectroscopy. Figure 4.5(a) presents the planar view TEM data that reveals the single-crystal 
structure of the Si0.5Ge0.5-Ge-Si core-double-shell nanowire, where the inset FFT indicates the 
VLS growth is along the <110> direction. This growth direction applies to all nanowires discussed 
in this chapter. Figure 4.5(b) shows the cross-sectional TEM image of a Si0.5Ge0.5-Ge-Si core-
double-shell nanowire, from which we determine the Ge and Si shell thickness as 4.5 and 5 nm, 
respectively. The Ge and Si shell CVD growth takes 60 and 25 min, corresponding to a growth 
rate of 0.75 and 2 Å/s, respectively. This Si shell growth temperature and thus the growth rate is 
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higher than that of the SixGe1-x-Si core-shell nanowire, which is ~0.5 Å/s at 460 °C, because we 
find the slower growth rate produces a rough nanowire sidewall. 
 
Figure 4.5: (a) Planar view TEM image of a <110> oriented Si0.5Ge0.5-Ge-Si core-double-shell nanowire, 
where the interfaces between core and shells are marked for clarity. Inset: FFT of the main panel data, with 
the zone axis along the [110] direction. (b) Cross-sectional TEM image of a Si0.5Ge0.5-Ge-Si core-double-
shell nanowire, where the interfaces are marked for clarity.  
4.4 Raman spectra and strain calculation of Si0.5Ge0.5-Ge-Si core-double-shell 
nanowires 
The lattice mismatch between core and shells in this radial nanowire heterostructure will 
introduce compressive strain in the Ge shell and tensile strain in the Si shell. The compressive 
(tensile) strain can significantly enhance the hole and electron mobility in Ge and Si by suppressing 
the interband phonon scattering and reducing the effective mass in the transport direction [86, 
116]. Because the strain will also shift the optical phonon frequencies, we use Raman spectroscopy 
on individual Si0.5Ge0.5-Ge-Si core-double-shell nanowire to probe the shifted optical phonon 
frequencies and convert them to an effective strain in the nanowire, through lattice dynamic theory 
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calculations combined with a continuum elasticity model [62, 64]. The details of the above 
techniques have been applied to analyze core-shell nanowires in Chapters 2 and 3, and are 
discussed in detail in Sections 2.6 and 2.7. Figure 4.6(a) shows the Raman spectrum of an 
individual Si0.5Ge0.5-Ge-Si core-double-shell nanowire. It reveals five major peaks that are labeled 
with dashed lines. Those at 296.9, 408.0 and 489.7 cm-1 are associated with Ge-Ge, Si-Ge and Si-
Si Raman modes in the Si0.5Ge0.5 core. These Raman modes are slightly blue-shifted compared to 
the bare Si0.5Ge0.5 nanowire, indicating a small compressive strain induced in the core. The peak 
at 308.6 cm-1 is associated with the Ge-Ge Raman mode in the Ge shell, which is blue-shifted 
compared with the bare Ge nanowire mode at 300.5 cm-1, and signals a compressive strain in the 
Ge shell. On the other hand, the peak at 510.7 cm-1, associated with the Si-Si mode in the Si shell, 
shows a red shift compared to the unstrained 520.6 cm-1 value measured in bare Si nanowires, and 
indicates a tensile strained Si shell.  
 
Figure 4.6: Raman spectroscopy and strain calculations of the Si0.5Ge0.5-Ge-Si core-double-shell nanowire. 
(a) Raman spectrum acquired from an individual Si0.5Ge0.5-Ge-Si core-double-shell nanowire. Two-
dimensional contour plots of the simulated (b-e) strain tensor components and (f) ℎ for a Si0.5Ge0.5-Ge-Si 
core-double-shell nanowire. The crystal directions indicated in panel (b) apply to panels (b-f). 
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We perform FEM simulations to quantitatively understand the strain distribution in our 
Si0.5Ge0.5-Ge-Si core-double-shell nanowire heterostructures, the detail of the implementation has 
been presented in Section 2.5 [33, 99]. We use cylindrical geometries for both core and shells in 
the simulation structure, whose validity has been justified in Section 2.8. Figure 4.6(b-e) shows 
the simulated two-dimensional contour plots of the strain tensor, along with  ℎ [Fig. 4.6(f)] for a 
Si0.5Ge0.5-Ge-Si core-double-shell nanowire. We find that while the different components of the 
strain tensor are non-uniform in both shell regions [99], ℎ is uniform across the shells, and indeed 
indicates compressive strain in the Si0.5Ge0.5 core and Ge shell, and tensile strain in the Si shell.  
Figure 4.7(a-b) presents the diameter dependence data of the shell Ge-Ge and Si-Si Raman 
modes, along with the corresponding ℎ  value on the right y-axis, for the Ge and Si shells in 
Si0.5Ge0.5-Ge-Si core-double-shell nanowires, respectively [78]. The symbols summarize the 
experimental data acquired from individual nanowires, and the solid lines represent the 
calculations based on lattice dynamic theory assuming coherently strained heterostructures. The 
experimental average ℎ values are -0.71% and 0.58% for the Ge and Si shell regions, respectively. 
On the other hand, the simulation reveals the average ℎ values of -1.2% and 0.8% in the diameter 
range investigated in this study. While the comparison between experimental data and calculations 
reveals a partial strain relaxation in the heterostructures, the experimental value is still larger 
compared to values reported in strained Si p-type (-0.45%) and n-type FinFETs (+0.4%) [101, 117, 
118], and can potentially lead to a higher carrier mobility enhancement [105, 116]. To identify at 
what stage this strain relaxation occurs, we also grow Si0.5Ge0.5-Ge core-shell nanowires and 
measure the diameter dependence of the shell Ge-Ge mode, using the recipe of the VLS core and 
Ge shell growth of the CDS2 Si0.5Ge0.5-Ge-Si core-double-shell nanowire, i.e. 𝑡𝑠ℎ(Ge) = 4.5 nm. 
Figure 4.7(c) presents the shell Ge-Ge mode against diameter for Si0.5Ge0.5-Ge core-shell 
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nanowires, which corresponds to growth NW233 in our nanowire growth catalog. We find that the 
Ge shell is not coherently strained to the Si0.5Ge0.5 core, and the magnitude of ℎ remains close to 
-0.4% in the diameter range of 20 - 35 nm. Hence, for the Si0.5Ge0.5-Ge-Si core-double-shell 
nanowire, a strain relaxation in the Ge shell occurs prior to the growth of the Si shell. Nevertheless, 
the additional Si shell drastically increases the magnitude of ℎ in the Ge shell.  
 
Figure 4.7: Diameter dependence of the shell Raman modes. (a) Ge-Ge modes in the Ge shell for Si0.5Ge0.5-
Ge-Si core-double-shell nanowires. (b) Si-Si modes in the Si shell for Si0.5Ge0.5-Ge-Si core-double-shell 
nanowires. (c) Ge-Ge modes in the Ge shell for Si0.5Ge0.5-Ge core-shell nanowires. The corresponding ℎ 
value is indicated on the right y-axis for each panel. The symbols (lines) represent the experimental data 
(calculations). The inset illustrates the geometry of the corresponding nanowire heterostructure.  
4.5 Electron and hole transport in Si0.5Ge0.5-Ge-Si core-double-shell nanowires 
We probe the electron and hole transport in Si0.5Ge0.5-Ge-Si core-double-shell nanowires 
using Ω-gate nanowire MOSFETs with highly doped source and drain. Figure 4.8 presents the 
SEM image of the final device of a Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFET, where 
the three terminals are labeled, and the highly doped ion-implanted segments are shaded in red. 
The fabrication process of n-type nanowire MOSFETs is identical to that described in Section 3.7. 
In the discussion of this chapter, we also fabricate and investigate the performance of p-type 
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nanowire MOSFETs. Their fabrication process is mostly identical to that of n-type nanowire 
MOSFETs, except for that in the ion implantation stage, boron instead of phosphorus is implanted 
at an energy of 3 keV with a dose of 1015 cm-2 for the highly doped source and drain. 
 
Figure 4.8: SEM image of a Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFET. The gate, source and 
drain contacts are labeled. The regions ion-implanted with boron or phosphorus are shaded in red. 
Figure 4.9(a-b) show 𝐼𝐷  versus 𝑉𝐷 at various fixed 𝑉𝐺  measured in p-type and n-type 
MOSFETs, respectively. The corresponding 𝐼𝐷 − 𝑉𝐺  characteristics at different 𝑉𝐷 values are 
shown in Fig. 4.9(c-d). The on/off ratio at |𝑉𝐷| = 50 mV is 10
4 for the p-type, and 5×105 for the 
n-type MOSFET. The electrostatic gate control is better in the n-type MOSFETs compared to the 
p-type MOSFET because the Ge channel is buried under the surface Si channel. Therefore, the n-
type MOSFET possesses a smaller DIBL and 𝑆𝑆, by comparison to the p-type counterpart. Figure 
4.9(e-f) presents the 𝑅𝑇𝑜𝑡𝑎𝑙 vs. 𝐿𝐺  at different |𝑉𝐺 − 𝑉𝑇| values. The data is used to decouple the 
external series and channel intrinsic resistance, and extract 𝜇𝑒𝑓𝑓 of both holes and electrons. Figure 
4.9(e-f) insets show 𝜇𝑒𝑓𝑓 as a function of |𝑉𝐺 − 𝑉𝑇| for the same devices shown in Fig. 4.9(a-d) 




Figure 4.9: Room temperature electrical characteristics of Si0.5Ge0.5-Ge-Si core-double-shell p-type and n-
type MOSFETs. (a-b) 𝐼𝐷 − 𝑉𝐷 data of Si0.5Ge0.5-Ge-Si core-double-shell p-type (𝑑 = 37 nm, 𝐿𝐺 = 950 nm) 
and n-type (𝑑 = 42 nm, 𝐿𝐺 = 630 nm) MOSFETs, respectively. The y-axis labels apply to both panels. (c-
d) 𝐼𝐷 − 𝑉𝐺 data of the panel (a) and (b) devices. The 𝑉𝐺 and 𝑉𝐷 values are indicated for each trace. The y-
axis labels apply to both panels. (e-f) 𝑅𝑇𝑜𝑡𝑎𝑙 vs. 𝐿𝐺 at different overdrive voltages with |𝑉𝐺 − 𝑉𝑇| indicated 
for each trace, measured in Si0.5Ge0.5-Ge-Si core-double-shell p-type and n-type MOSFETs, respectively. 
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Linear fits (lines) to the experimental data (symbols) are included. Inset: hole and electron 𝜇𝑒𝑓𝑓 vs. |𝑉𝐺 −
𝑉𝑇| for the same devices presented in panels (a-d). Figure 4.9: continued. 
cm2/V·s for holes and electrons, respectively. The 𝜇𝑒𝑓𝑓  vs. |𝑉𝐺 − 𝑉𝑇| data at 𝑇 = 77 K is also 
included, showing an enhanced peak value of 1100 cm2/V·s for holes, but also a degraded peak 
value of 50 cm2/V·s for electrons. We have extracted the 𝜇𝑒𝑓𝑓  values at 𝑇 = 300 K from 25 
devices of each type of n-type and p-type MOSFETs, including both Si0.5Ge0.5-Ge-Si core-double-
shell nanowire devices and Si nanowire control devices. We find the mean values of 𝜇𝑒𝑓𝑓  of 
Si0.5Ge0.5-Ge-Si core-double-shell nanowire devices show a 500% increase for holes and 20% 
increase for electrons. We note here that a non-optimized gate stack as evidenced by a reduced 
electron mobility at 𝑇 = 77 K will reduce the electron mobility in both our Si and Si0.5Ge0.5-Ge-Si 
core-double-shell nanowire n-type MOSFETs, and offset in part the mobility gain through strained 
Si. On the other hand, the buried strained Ge channel is isolated from the device surface and 
therefore less impacted by the non-ideal dielectric and dielectric/channel interface, hence a more 
significant hole mobility enhancement is realized. Particularly noteworthy, previous studies 
indicate a uniaxial strain and channel direction along <110> orientation are most desirable for hole 
mobility enhancement in compressive strained Ge [119] and electron mobility enhancement in 
tensile strained Si [106]. This <110> direction coincides with the thermodynamically favorable 
growth direction of small diameter VLS Si/Ge nanowires [38], as discussed in Section 2.2.  
4.6 Band alignment between the Ge and Si shell in Si0.5Ge0.5-Ge-Si core-double-shell 
nanowires 
Next, we will discuss the band alignment between the Ge and Si shell, which controls the 
carrier confinement in the respective region. The band offset in Si-Ge based radial nanowire 
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heterostructures is expected to depend on strain, similar to planar heterostructures, where the 
valence band offset (𝛥𝐸𝑉) varies by 0.6 eV from strained Si grown on relaxed Ge to strained Ge 
grown on relaxed Si [120, 121]. 𝛥𝐸𝑉  in Si0.5Ge0.5-Ge-Si core-double-shell nanowires can be 
extracted utilizing a decoupled hole transport through the two shells in a p-type MOSFET [122]. 
At moderate gate bias the holes will first populate the Ge shell due to a positive 𝛥𝐸𝑉  =
 𝐸𝑉,𝐺𝑒 – 𝐸𝑉,𝑆𝑖 and 𝐸𝑉,𝐺𝑒 – 𝐸𝑉,𝑆𝑖0.5𝐺𝑒0.5, while at sufficiently strong inversion will populate the Si 
shell. The hole mobility in the compressively strained Ge shell is expected to be higher than that 
in the tensile strained Si shell [109]. As a result, there will be a 𝜇𝑒𝑓𝑓 reduction and a corresponding 
change in the device transfer characteristics at the onset of this transition. Figure 4.10(a) shows a 
comparison of the 𝐼𝐷 − 𝑉𝐺 data measured at 𝑇 = 300 K and 77 K for the same p-type Si0.5Ge0.5-
Ge-Si core-double-shell nanowire MOSFET. A clear kink in 𝐼𝐷 − 𝑉𝐺  data is observed at 𝑇 = 77 
K, corresponding to a 𝑉𝐺 value (𝑉𝑘𝑖𝑛𝑘) where holes start to populate the lower mobility Si shell, 
and 𝜇𝑒𝑓𝑓 reaches its peak value [Fig. 4.9(e) inset]. Figure 4.10(b) presents a sequence of 𝐼𝐷 − 𝑉𝐺  
data simulated assuming different values of 𝛥𝐸𝑉  between the Ge and Si shell. The kink is 
reproduced by introducing different hole mobility values in the two regions. Details of the 
simulation will be presented in Section 4.8. The inset shows the simulated 𝛥𝐸𝑉 (symbols) as a 
function of |𝑉𝑘𝑖𝑛𝑘 − 𝑉𝑇|, linear fits (solid lines) are also included. By comparing the experimental 
data with simulations, we extract 𝛥𝐸𝑉 = 250 ± 30 meV for the Si0.5Ge0.5-Ge-Si core-double-shell 
nanowires. Given the valence band alignment, we estimate the conduction band offset 
𝐸𝐶,𝐺𝑒 – 𝐸𝐶,𝑆𝑖  = 120 ± 30 meV, with the dependence of the Si/Ge bandgap on strain and quantum 
confinement factored in [82, 97, 123]. The calculation procedure is as follows. As shown in Fig. 
4.6(b), 𝑥𝑥 = 𝑧𝑧 for the [1̅01] oriented nanowire, we therefore approximate the strain profile in 
our Si0.5Ge0.5-Ge-Si core-double-shell nanowires as a uniaxial strain along the <110> direction. 
101 
 
We then apply the corresponding secular equation to calculate the strain-induced split (zero net 












































= 0 (4.1) 
where the splitting energies 𝛿𝐸001 = 4𝑏1( 𝑥𝑥 − 𝑦𝑦) and 𝛿𝐸111 = −(4/√3)𝑏2 𝑥𝑧 [120]; 𝑏1 and 
𝑏2 are the deformation potentials of either Si or Ge. The three eigenvalues 𝛿𝐸𝑉 are the energies of 
the heavy hole, light hole and split-off band under the strain-induced split, respectively, where the 
spin-orbital split-off energy ∆0 is 0.044 and 0.29 eV for Si and Ge. The reference energy level, i.e. 
0 eV, is the average valence band energy. The nodal strain tensor used is the simulated value of a 
Si0.5Ge0.5-Ge-Si core-double-shell nanowire with 𝑑 ≈ 40 nm. We also have a change in the energy 
gap between the average energy of the conduction and valence bands due to hydrostatic strain, 










 is the 
deformation potential of ∆ and 𝐿 valleys for Si and Ge. We then calculate the average energy of 
the conduction band valleys under strain as 𝐸𝐶,𝑎𝑣 = 𝐸𝑔0 +
1
3
∆0 + ∆𝐸𝑔,𝑎𝑣 for the two shell regions; 
𝐸𝑔0 is the unstrained bandgap of Si or Ge, whose value used is 1.22 or 0.81 eV, respectively, 
accounting for the bandgap increase in presence of a quantum confinement along the nanowire 
radial direction [123]. Lastly, the strain-induced energy shift and split of the conduction band 
valleys are calculated using Eq. (3.1) for the six ∆ and eight 𝐿 valleys of the Si and Ge shell, 
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respectively. We add a constant to the calculated individual ∆ (𝐿) valley energy shifts, so that their 
average value equals the calculated 𝐸𝐶,𝑎𝑣 of the Si (Ge) shell. The value of the strained bandgap is 
measured between the highest valence band and the lowest conduction band valley for both the Si 
and Ge shell. Table 4.2 summarizes the deformation potentials of Si and Ge used for the above 
calculation. Because the individual strain tensor components are non-uniform across the two shell 
regions, the bandgap value is the geometrical average of all meshing nodes in the respective region. 
Figure 4.10(c) illustrates the calculated band diagram along a radial slice of the Si0.5Ge0.5-Ge-Si 
core-double-shell nanowire MOSFET at the flat band condition. 𝐸𝑉 of the Ge shell and both 𝐸𝐶 
and 𝐸𝑉 of the Si0.5Ge0.5 core are the default values of Sentaurus TCAD, the band energy shift due 
to strain in the Si0.5Ge0.5 core is neglected because the carrier transport is through the two shells. 
We change 𝐸𝑉 of the Si shell to be 250 meV lower than that of the Ge shell according to the 
experimentally extracted 𝛥𝐸𝑉  value, and then determine 𝐸𝐶  of the Si and Ge shell using the 
calculated bandgaps. The presence of unintentional doping may translate into a 𝑉𝑇 shift [122, 125], 
and it is not expected to change the band offset in the heterostructure. Figure 4.10(d-e) shows the 
radial dependence of the simulated band energies and charge densities of a Si0.5Ge0.5-Ge-Si core-
double-shell nanowire MOSFET in p-type and n-type operation regimes, respectively, using the 
parameters indicated in Fig. 4.10(c). In Fig. 4.10(d) holes start to accumulate in the Si shell when 
the gate overdrive voltage exceeds |𝑉𝑘𝑖𝑛𝑘 − 𝑉𝑇| (solid line), compared to the data with a moderate 
gate bias (dashed line) where holes are fully confined in the Ge shell. On the other hand, electrons 
are always confined in the Si shell, independent of the gate bias, as shown in Fig. 4.10(e). 
Consequently, the Ge and Si shells in the Si0.5Ge0.5-Ge-Si core-double-shell nanowire form a type-
II heterojunction [115], with holes confined in the compressively strained Ge shell and electrons 




Figure 4.10: Band offset extraction and band diagrams in Si0.5Ge0.5-Ge-Si core-double-shell nanowires. (a) 
Experimental 𝐼𝐷 − 𝑉𝐺 data of a Si0.5Ge0.5-Ge-Si core-double-shell nanowire p-type MOSFET with 𝑉𝐷 = -
50 mV. The red and blue curves represent the data measured at 𝑇 = 300 K and 𝑇 = 77 K, respectively. The 
𝑉𝑘𝑖𝑛𝑘 and 𝑉𝑇 positions at 𝑇 = 77 K are marked. (b) Calculated 𝐼𝐷 vs. 𝑉𝐺 data assuming different values of 
𝛥𝐸𝑉. The 𝑉𝑘𝑖𝑛𝑘 and 𝑉𝑇 positions are marked. Inset: summary of the calculated 𝛥𝐸𝑉 vs. |𝑉𝑘𝑖𝑛𝑘 − 𝑉𝑇|. The 
range of experimentally extracted |𝑉𝑘𝑖𝑛𝑘 − 𝑉𝑇| and the corresponding 𝛥𝐸𝑉  values are indicated in grey 
corridors, and their mean values are marked with dashed lines. (c) Radial dependence of the band diagram 
under the flat band condition for a MOSFET using Si0.5Ge0.5-Ge-Si core-double-shell nanowire 
heterostructure as channel. Bandgaps, 𝐸𝐹, 𝐸𝐶 and the valence band energy (𝐸𝑉) offsets are shown in the 
diagram. (d) Radial dependence of 𝐸𝑉 and hole density (𝑝) for a p-type MOSFET. The solid (dashed) lines 
represent the data in the regime of 𝑉𝐺 < 𝑉𝑘𝑖𝑛𝑘  (𝑉𝑘𝑖𝑛𝑘 < 𝑉𝐺 < 𝑉𝑇 ). (e) Radial dependence of 𝐸𝐶  and 
electron density (𝑛) for an n-type MOSFET.  
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Table 4.2: Deformation potentials of the Si and Ge shell used in Chapter 4  















Si -2.33 [126]  -5.30 [126] 0.29 [82] -3.65 [82] 
Ge -2.16 [126] -4.65 [126] -1.90 [82] -5.17 [82] 
 
4.7 Design and optimization of Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFETs 
Next, we investigate the impact of the Si and Ge shell thickness on the performance of 
Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFETs. Table 4.3 summarizes the shell thickness 
of the three Si0.5Ge0.5-Ge-Si core-double-shell nanowire growths discussed in this thesis, namely 
CDS1, CDS2 and CDS3. Figure 4.11 shows the planar view and cross-sectional TEM imaging 
data of the CDS1 and CDS3 nanowires. FFTs of the planar view TEM data are included as insets. 
Same as the CDS2 nanowires, the growth directions of the other two batches of nanowires are also 
along the <110> direction. It is noteworthy that the FFT data in Fig. 4.11(d) inset shows traces 
between the diffraction spots perpendicular to the growth axis, suggesting that the CDS3 nanowire 
has a considerable density of stacking faults, presumably due to its larger shell thickness [127, 
128].  
Table 4.3: Summary of the Si and Ge shell thickness for Si0.5Ge0.5-Ge-Si core-double-shell 
nanowires 
Growth name Ge shell thickness (nm) Si shell thickness (nm) 
CDS1 3.5 4.5 
CDS2 4.5 5 




Figure 4.11: (a) Planar view and (b) cross-sectional TEM images of <110> oriented Si0.5Ge0.5-Ge-Si core-
double-shell nanowires of growth CDS1. (c) Planar and (d) cross-sectional TEM images of <110> oriented 
Si0.5Ge0.5-Ge-Si core-double-shell nanowires of growth CDS3. The interfaces between core and shells are 
marked for clarity. Insets of panels (b) and (d) are the FFTs of the main panel data. 
Figure 4.12 summarizes 𝑉𝑇, 𝜇𝑒𝑓𝑓 and ℎ for p-type and n-type MOSFETs using Si0.5Ge0.5-
Ge-Si core-double-shell nanowires as channel for all three growths, along with the Si nanowire 
(SiNW) MOSFET control devices. Figure 4.12(a) data shows 𝑉𝑇 of the p-type MOSFETs. The Si 
nanowire p-type MOSFET operates in enhancement mode, while the three types of Si0.5Ge0.5-Ge-
Si core-double-shell nanowire p-type MOSFETs operate in depletion mode. Furthermore, the 
value of 𝑉𝑇 decreases with thinner Si shell, because of a stronger capacitive coupling between the 
gate and the Ge shell. The strength of the gate electrostatic control can also be visualized by 
comparing the transfer characteristics of the Si and Si0.5Ge0.5-Ge-Si core-double-shell nanowire 
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MOSFETs. Figure 4.13(a-d) presents the 𝐼𝐷 − 𝑉𝐺  data measured at room temperature for the Si, 
CDS1, CDS2 and CDS3 nanowire p-type MOSFETs, respectively. The only surface channel 
device, which uses the Si nanowire as channel, has the smallest DIBL, 𝑆𝑆 and leakage current. On 
the other hand, the buried channel devices using CDS1, CDS2 and CDS3 nanowires as channel 
demonstrate significantly larger DIBL, 𝑆𝑆 and leakage current. Moreover, these three figures of 
merit become poorer when the Si shell thickness increases, indicating more severe short channel 
effects. Figure 4.12(b) data summarizes 𝑉𝑇 of the n-type MOSFETs. No significant difference of 
𝑉𝑇 is observed among the CDS1, CDS2 and Si nanowire MOSFETs. However, 𝑉𝑇 of the CDS3 
nanowire MOSFET is considerably higher than the other three. Recalling that the CDS3 nanowire 
has a large density of defects as identified in Fig. 4.11(d), the increase in 𝑉𝑇 can correspond to the 
extra charge required to fill the defect states in the thicker Si shell. Figure 4.12(c-d) presents the 
hole and electron field-effect mobility 𝜇ℎ and 𝜇𝑒 of p-type and n-type MOSFETs, the method to 
extract 𝜇𝑒 has been detailed in Section 3.6 and also applies to 𝜇ℎ. As mentioned in Sections 3.6 
and 4.5, the non-optimized gate stack will adversely influence the electron mobility in the n-type 
MOSFETs, and partially offset the mobility gain through the tensile strained Si. Consequently, 
the mobility enhancement realized in CDS1 and CDS2 devices is not as large as expected for the 
elastic strain magnitudes. Furthermore, 𝜇𝑒 is much lower in CDS3 than the other three types of n-
type MOSFETs, due to the increased scattering from the defects in the Si shell. On the other hand, 
all three types of Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFETs have significantly higher 
𝜇ℎ compared to the Si nanowire MOSFET, thanks to the high hole mobility in the compressively  
strained Ge shell as the buried channel. In addition, thicker Si and Ge shells lead to a larger 𝜇ℎ 
enhancement. We attribute this to a combination of a more complete hole confinement in the 




Figure 4.12: Statistical data of Si and three types of Si0.5Ge0.5-Ge-Si core-double-shell nanowire 
MOSFETs. Symbols with error bars represent the mean values and standard deviations. (a-b) 𝑉𝑇  of p-type 
and n-type Si0.5Ge0.5-Ge-Si core-double-shell and Si nanowire MOSFETs. (c-d) 𝜇ℎ and 𝜇𝑒 of p-type and n-
type Si0.5Ge0.5-Ge-Si core-double-shell and Si nanowire MOSFETs. (e-f) Ge-Ge Raman modes of the Ge 
shell and Si-Si Raman modes of the Si shell acquired from individual Si0.5Ge0.5-Ge-Si core-double-shell 
nanowires, with converted ℎ marked on the right y-axis. 
interface thanks to a larger spatial separation by the thicker Si shell. Figure 4.12(e-f) shows the 
Ge-Ge and Si-Si Raman modes and their converted ℎ  for the Ge and Si shell respectively, 
acquired from individual Si0.5Ge0.5-Ge-Si core-double-shell nanowires of the three growths. We 
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find the magnitude of ℎ after partial strain relaxation is larger in the thinner Si and Ge shell. We 
then summarize the trade-offs for the shell thickness design. A thicker Si shell provides better 
isolation between the Ge shell and the dielectric/Si interface to benefit the hole transport, but also 
has larger defect density to hinder the electron transport. A thicker Ge shell can have better 
confinement of holes, but potentially reduce the hole mobility enhancement due to a lower 
compressive strain in the Ge shell, and possibly induce the defect formation in the Si shell.  
 
Figure 4.13: Room temperature 𝐼𝐷 − 𝑉𝐺 data of Si and three types of Si0.5Ge0.5-Ge-Si core-double-shell p-
type MOSFETs, at 𝑉𝐷 = -50 mV and -1 V. (a) SiNW p-type MOSFET (𝑑 = 46 nm, 𝐿𝐺 = 1760 nm). (b) 
CDS1 nanowire p-type MOSFET (𝑑 = 33 nm, 𝐿𝐺 = 1135 nm). (c) CDS2 nanowire p-type MOSFET (𝑑 = 
37 nm, 𝐿𝐺 = 950 nm). (d) CDS3 nanowire p-type MOSFET (𝑑 = 45 nm, 𝐿𝐺 = 1450 nm). 
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4.8 𝝁𝒆𝒇𝒇 extraction and simulation of charge density and transport 
4.8.1 𝝁𝒆𝒇𝒇 extraction  
𝑅𝑇𝑜𝑡𝑎𝑙 of the nanowire MOSFET studied in this chapter is the sum of the intrinsic channel 
resistance 𝑅𝑐ℎ, 𝑅𝐶 and 𝑅𝑒𝑥𝑡 of a 1 μm long ungated, doped source/drain extension. The external 
series resistance (𝑅𝐶 + 𝑅𝑒𝑥𝑡) are determined using data from the scaling properties of 𝑅𝑇𝑜𝑡𝑎𝑙 vs. 
𝐿𝐺  presented in Fig 4.9(e-f), same as the method discussed in Section 3.6. The values probed are 
21 and 29 kΩ for p-type and n-type Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFETs, 
respectively. We note 𝑅𝑒𝑥𝑡 is the dominant component of (𝑅𝐶 + 𝑅𝑒𝑥𝑡) in these devices, where 𝑅𝐶 
is lower than 300 Ω as determined from blanket implanted nanowires. We then determined 𝜇𝑒𝑓𝑓 





where 𝑅𝑐ℎ = 𝑅𝑇𝑜𝑡𝑎𝑙 − (𝑅𝐶 + 𝑅𝑒𝑥𝑡), 𝐿𝑒𝑓𝑓 = 𝐿𝐺 − ∆𝐿 is the effective channel length, equal to the 
difference between 𝐿𝐺  and the channel length reduction (∆𝐿) due to dopant ion straddle and 
diffusion. The ∆𝐿 values are determined using data from the x-axis intersection point of the linear 
fits of 𝑅𝑇𝑜𝑡𝑎𝑙  vs. 𝐿𝐺  data at different |𝑉𝐺 − 𝑉𝑇| . The ∆𝐿  values for the devices probed and 
discussed in this chapter are approximately 250 nm and 30 nm for p-type and n-type MOSFETs, 
respectively. The calculation of 𝐶Ω  follows the procedure discussed in Section 3.8, using the 
structure of a two-dimensional Ω-gate cross-section of the device similar to that in Fig. 3.10, with 
the Si nanowire replaced by a Si0.5Ge0.5-Ge-Si core-double-shell nanowire. 
4.8.2 Simulation of charge density and transport 
Charge density plotted in Fig. 4.10(d-e) is obtained using FEM based on a full quantum 
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mechanical solution utilizing the density gradient model, which is also part of the approach applied 
to extract 𝐶Ω . The calculations of the p-type MOSFET 𝐼𝐷 − 𝑉𝐺 characteristics plotted in Fig. 
4.10(b) use a constant hole mobility model with values of 1,000 and 240 cm2/V·s for the Ge and 
Si shell region, respectively. It should be noted the mobility values used in the simulation are 
inconsequential as long as the hole mobility in the Ge region is greater than that in the Si region, 
since the parameter of interest, |𝑉𝑘𝑖𝑛𝑘 − 𝑉𝑇| is constant over a wide range of mobility values. 
Ideally, the simulation structure of a three-dimensional Ω-gated nanowire MOSFET should be 
constructed to replicate the real device geometry. However, due to the limitation of the 
computation resource and storage space, we use a GAA nanowire MOSFET geometry instead, 
which can be reduced to a two-dimensional simulation problem. Figure 4.14 shows the schematic 
of the simulation structure used to calculate the 𝐼𝐷 − 𝑉𝐺 data of a p-type Si0.5Ge0.5-Ge-Si core-
double-shell nanowire MOSFET. 𝑅𝐶 + 𝑅𝑒𝑥𝑡 = 0 Ω is implicitly assumed, since the source and 
drain electrodes are attached directly to the nanowire cross-section to eliminate any ungated 
channel extension. 
 
Figure 4.14: Schematic of the simulation structure used to calculate the transfer characteristics of a p-type 
Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFET. To calculate the output data, the solver will 
construct a GAA device geometry by rotating this device slice along the axis marked by the dashed line.   
4.9 Summary 
In summary, we present the growth of strained Si0.5Ge0.5-Ge-Si core-double-shell 
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nanowires without significant dislocation defects and perform structural and electrical 
characterization of them. The Ge (Si) shell layer possesses large compressive (tensile) strain to 
benefit the hole (electron) transport. We demonstrate the device operation of both p-type and n-
type MOSFETs, with superior carrier transport properties compared to the Si control devices. We 
also observe the decoupled hole transport in Ge and Si shell regions with a clear kink in the 𝐼𝐷 −
𝑉𝐺 data at 𝑇 = 77 K, which marks the onset of holes populating the Si shell from the preferred 
location in the Ge shell under a moderate gate bias. This experimental observation in combined 
with the FEM simulation of the hole transport allows us to determine the band offsets and confirm 
the hole (electron) confinement in the Ge (Si) shell. We also discuss the design and optimization 
of the Si0.5Ge0.5-Ge-Si core-double-shell nanowire by characterizing nanowires with various Si 
and Ge shell thickness. The SixGe1-x-Ge-Si core-double-shell nanowire represents a promising 
platform for novel CMOS technology, which allows the simultaneous spatial confinement and 
mobility enhancement of both holes and electrons. It can also improve the mobility symmetry 
between electrons and holes, by optimizing the growth condition and tuning the SixGe1-x core 




Chapter 5 : Compact Modeling and Simulation of JJ-FETs for Cryogenic 
Boolean Logic Applications4 
5.1 Introduction 
JJ-FETs share design similarities with MOSFETs, except for the source and drain contacts 
replaced by superconductors. Similarly, 𝐼𝐶 thanks to proximity effect is tunable through field effect 
by changing 𝑉𝐺. The integration of superconducting materials also allows lossless transmission of 
the electrical signal. In light of recent advances in novel materials and fabrication techniques, we 
examine here the feasibility of JJ-FET-based Boolean logic and memory elements for cryogenic 
computing. Using a two-dimensional ballistic transport JJ-FET model, we implement circuit level 
simulations for JJ-FET logic gates, and discuss the criteria for realizing signal restoration, as well 
as fan-out. We show that the JJ-FET is a promising candidate for very low power, clocked voltage-
level dynamic logic at cryogenic temperatures.  
The chapter organization is as follows. In Section 5.2, we discuss the basic concepts of 
superconductivity, Josephson effect and the model to describe a JJ. In Section 5.3, we discuss the 
scaling of 𝑉𝐷𝐷 to break even the cooling cost for cryogenic computing. Section 5.4 presents the 
short ballistic model to describe the carrier transport in a JJ-FET. Section 5.5 shows the operation 
and design of the JJ-FET logic gate and memory. In Section 5.6, we discuss the impact of 
 
4 Part of this chapter was published previously: [130] F. Wen, J. Shabani, and E. Tutuc, "Josephson Junction Field-
Effect Transistors for Boolean Logic Cryogenic Applications," IEEE Transactions on Electron Devices, vol. 66, pp. 
5367-5374, 2019. 
   F. Wen and E. Tutuc developed the analytic model of the device, with assistance from J. Shabani. F. Wen 
implemented and performed the numerical simulations. F. Wen and E. Tutuc analyzed the data and co-wrote the 
manuscript. All authors have contributed to and approved the final version of the manuscript. 
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mesoscopic physics on the operation of JJ-FET logic gates, along with some design considerations 
and trade-offs. Section 5.7 presents the approach to numerically simulate a JJ or JJ-FET. Section 
5.8 summarizes the chapter. 
5.2 Superconductivity and Josephson effect 
5.2.1 Superconductivity  
Superconductivity is the set of physical properties associated with a superconductor 
material, which expels magnetic flux field completely and whose electrical resistance vanishes 
below a characteristic critical temperature. Bardeen, Cooper and Schrieffer explained the 
superconductivity in terms of a macroscopic number of conducting electrons that condense into 
the same quantum state, known as the BCS theory [131]. The BCS theory assumes that there is an 
attraction between two electrons brought about by the coupling of electrons to the crystal lattice, 
which can overcome the Coulomb repulsion to form Cooper pairs. The quantum state of the 
superconductor is described by the condensate wave function: 
𝛹 = |𝛹|𝑒𝑖𝜑𝑠𝑐 (5.1) 
where 𝜑𝑠𝑐  is the macroscopic phase of the superconductor and |𝛹|
2  denotes the Cooper pair 
density.  
5.2.2 Josephson effect  
 The Josephson effect describes that when two superconductors are coupled by a non-
superconducting weak link, Cooper pairs may tunnel through and lead to a dissipation-less current 
flow known as Josephson current (𝐼𝐽) [132]. The described structure is a JJ. The weak link can be 
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a thin insulating layer, vacuum, a narrow constriction of the superconductor, a normal metal or a 
semiconductor. 𝐼𝐽 can flow if the weak link is small enough to allow a finite overlap of the Cooper 
pair wavefunctions from both superconductors. Assume the phases of the wavefunctions of the 
two superconductors are 𝜑1  and 𝜑2 , respectively. The magnitude of 𝐼𝐽  then depends on the 
difference between the two phases: 
𝐼𝐽 = 𝐼𝐶si𝑛(𝜑1 − 𝜑2) (5.2) 
𝐼𝐶 has been introduced as the critical current, which is the maximum current value allowed before 








(𝜑1 − 𝜑2) (5.3) 
Therefore, the phase difference is constant when there is no voltage drop, and evolves over time if 
the voltage drop is finite, resulting in an oscillating current.  
 Equations (5.2) and (5.3) indicate that the phase difference determines the state of a JJ. 
Electron waves in the normal part are responsible for the transport of phase and charge, and 
therefore phase coherence is required. The mechanism to transfer the macroscopic quantum phase 
from the superconductor to the electrons in the normal channel is known as Andreev reflection 
[133]. Andreev reflection describes a type of particle scattering at the interface between the normal 
material and superconductor. When a conducting electron hits the interface, it cannot enter the 
superconductor because there is no single particle state in the superconductor within an energy 
window of ∓𝑒∆, where ∆ is the superconducting voltage gap and 𝑒∆ is usually viewed as the 
Cooper pair condensation energy. Instead, the electron is retroreflected as a hole in the normal 
115 
 
conductor and produces a Cooper pair in the superconductor. In Chapters 3 and 4, we have used 
the same symbol ∆ to denote the position of the conduction band minima of Si in the Brillouin 
zone, while from this chapter ∆ is exclusively reserved for the superconductor gap voltage.  
5.2.3 RCSJ model  
The current through a JJ is a non-linear parametric function of the junction voltage. Figure 
5.1 shows an equivalent circuit that can be used to describe most types of JJ. The model is called 
the Resistively and Capacitively Shunted Junction (RCSJ) model. Here the JJ is shunted by a 
voltage independent resistor (𝑅) and a capacitor (𝐶). Particularly noteworthy, it reproduces well 
the dynamics of JJs without needing the microscopic details of current transport across the 
interface between the normal conductor and the superconductor. Hence, Equation (5.4) is obtained 







+ 𝐼𝐶sin(𝜑1 − 𝜑2) (5.4) 
 




 In the RCSJ model, we have a key parameter that determines the dynamics of the JJ, known 
as the Stewart-McCumber parameter (𝑄) [134, 135]. Equation (5.5) gives the expression of 𝑄. 
Then we can rewrite Eq. (5.4) in the form of Eq. (5.6) after substituting in Eq. (5.3) as well as 
normalizing 𝑖 = 𝐼/𝐼𝐶  and 𝜏 =
2𝑒
ℏ
𝐼𝐶𝑅𝑡. Equation (5.6) is similar to the equation describing the 
movement of a ball bounded in a tilted washer board potential or a pendulum. These two analogies 












+ 𝐼𝐶sin𝜑 (5.6) 
where 𝜑 = 𝜑1 − 𝜑2. Generally, either of Eq. (5.4) or (5.6) cannot be solved analytically and we 
need to perform numerical simulations of a transient analysis. The details of our approach to 
implement this numerical simulation are presented in Section 5.7. However, in the special case 
where 𝐶 and thus 𝑄 = 0, we can integrate the equation directly and take the time average of 𝑉. 
This leads to the static 𝐼 − 𝑉 characteristics of a JJ:  
𝑉 = {
𝑅√𝐼2 − 𝐼𝐶
2     (𝐼 > 𝐼𝐶)
0     (𝐼 < 𝐼𝐶)
(5.7) 
In the more complex situation where we cannot neglect 𝑄, the JJ will show hysteresis. That 
is, if the biasing current through the JJ is increased from 0 A, the JJ will become resistive and have 
a finite voltage drop across the two terminals when the current exceeds 𝐼𝐶. However, when the 
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current is decreased again, the JJ will return to the superconducting state at a biasing current 
smaller than 𝐼𝐶, knows as the return current 𝐼𝑅. Figure 5.2 summarizes the 𝐼 − 𝑉 characteristics of 
the RCSJ model for a JJ with different 𝑄 values. In the two extreme cases: if 𝑄 = 0, the JJ is free 
of hysteresis, namely 𝐼𝑅 = 𝐼𝐶; if 𝑄 = ∞, the JJ cannot return to the superconducting state unless 
the biasing current is completely removed, namely 𝐼𝑅 = 0 A.  
We have two time constants associated with a JJ, the first one is the RC time constant 
𝜏𝑅𝐶 = 𝑅𝐶  and the second one is the Josephson time constant 𝜏𝑅𝐿 = 𝐿𝐶/𝑅 , where 𝐿𝐶  is the 
Josephson inductance that equals ℏ/2𝑒𝐼𝐶. We then have a different expression of 𝑄 = 𝜏𝑅𝐶/𝜏𝑅𝐿. 
Hence, the distinct behavior of a JJ, whether hysteretic or not, is also determined by the relative 
magnitude of the two time constants. A JJ is overdamped (underdamped) if 𝑄 ≪ 1 (𝑄 ≫ 1), whose 
switching speed between the resistive and superconducting state is determined by 𝜏𝑅𝐿 (𝜏𝑅𝐶) and 
shows non-hysteretic (hysteretic) 𝐼 − 𝑉 characteristics.   
 
Figure 5.2: 𝐼 − 𝑉 characteristics for the RCSJ model with different 𝑄. (Figure adapted from Ref. [135])  
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5.3 𝑽𝑫𝑫 scaling at cryogenic temperatures  
As discussed in Section 1.6, reducing temperatures improves several key device metrics of 
MOSFETs. Examples include enhanced carrier mobility and reduced 𝑆𝑆 . Channel injection 
efficiency can also be improved in the absence of phonon scattering [136], and the resistance of 
metal interconnects is expected to decrease at lower temperatures. It is therefore important to 
investigate under what conditions cryogenic computing provides a net benefit in terms of 
dissipated energy per switching operation, and whether other devices can offer a benefit in 
performance at reduced temperatures. For a given technology, with the supply voltage 𝑉𝐷𝐷, the 
energy dissipated per switching operation is 𝐶𝑉𝐷𝐷
2/2, where 𝐶 represents the device capacitance. 
Assuming 𝑉𝐷𝐷(𝑇) can be reduced at lower 𝑇, by requiring that the total energy dissipated per 
switching operation, including the cooling cost, does not exceed the room temperature value, we 
















The second term on the right-hand side of Eq. (5.8) represents the cooling cost at the ideal Carnot 
efficiency, corresponding to reservoir temperatures of 300 K and 𝑇. Equation (5.8) leads to the 
following simple scaling law for the operating voltage to break even in the ideal cooling limit:  




For example, a 𝑉𝐷𝐷 value of 0.7 V at room temperature will translate to a break-even value of 83 
mV at 4.2 K, the liquid He boiling point, which is further reduced to ~26 mV if one factors in 
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realistic cooling efficiencies of 5-10% [137]. The gate delay associated with load and parasitic 
capacitance being charged/discharged will scale with reducing 𝑉𝐷𝐷, while the transit time delay of 
channel being switched may not scale down proportionally because of the low Fermi velocity at 
low carrier concentration and reduced thermal excitation of carriers [138]. The non-scalability of 
the gate delay has also been discussed in detail in Section 1.6.1. Moreover, injection limited 
MOSFET current in deeply scaled devices [136], already nearing the ballistic limit of performance, 
can be expected to have limited temperatures sensitivity. While the above arguments contain a 
number of simplifications, they clearly indicate that cryogenic computing using CMOS concepts 
is subject to significant constraints if a net benefit is expected over room-temperature operation 
with cooling cost factored in. It is therefore highly relevant to examine if other devices operating 
at, or below the break-even 𝑉𝐷𝐷 value may be used for cryogenic computing applications.  
In the remaining sections of this chapter, we address the feasibility of JJ-FETs for digital 
applications. We employ a JJ-FET device model that allows gate-controlled ballistic and coherent 
transport of Cooper pairs through the channel to examine the criteria for signal restoration of 
several logic gates. We present the results of transient analysis for JJ-FET logic gates, evaluate the 
impact of fan-out on the device behavior and discuss various design considerations.  
5.4 Device model of the JJ-FET  
We begin by introducing a device model for the JJ-FET. The device, schematically 
represented in Fig. 5.3, has the following key length scales: 𝐿𝐺 , the Cooper pair coherence length 
𝜉0, and the Cooper pair mean free path 𝜆. Depending on the interplay between 𝐿𝐺 , 𝜉0 and 𝜆, the JJ 
can operate in either short or long ballistic, or diffusive regimes. The JJ is short if 𝐿𝐺 < 𝜉0, or long 




Figure 5.3: Schematic of a JJ-FET, consisting of the superconducting source and drain, metal gate, gate 
oxide, semiconductor channel, and an insulating substrate. The length scales 𝐿𝐺, 𝜉0, and 𝜆 are indicated. 
The scattering or destruction of Cooper pairs will occur if 𝐿𝐺 is greater than 𝜆 or 𝜉0, respectively, as shown 
in the figure. The arrows indicate the directions of the Cooper pair or electron motion. 
We consider here the case of a short ballistic JJ device, which satisfies the Ambegaokar-
Baratoff formula [139]: 
𝑉0 = 𝐼𝐶 ∙ 𝑅𝑁 = 𝜋∆ (5.10) 
where 𝑉0 is the characteristic voltage, and 𝑅𝑁 the normal resistance of the JJ-FET. The normal 
state conductance of a two-dimensional ballistic transport layer divided by the average velocity 
along the channel direction is: 






∙ √2𝜋𝑛2𝐷 (5.11) 
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where 𝑊 is the device width, ℎ is Planck constant, and 𝑛2𝐷 is the two-dimensional carrier density. 
The carrier density can be related to the gate capacitance per unit area 𝐶𝐺  and 𝑉𝐺  via 𝑛2𝐷 =
𝐶𝐺(𝑉𝐺 − 𝑉𝑇)/𝑒. Using Eqs. (5.10) and (5.11):  





















If we assume the device is in the overdamped limit with 𝑄 = 0, where the 𝐼 − 𝑉 characteristics 





2     (𝐼𝐷𝑆 > 𝐼𝐶)
0     (𝐼𝐷𝑆 < 𝐼𝐶)
(5.14) 
where 𝑉𝐷𝑆 is the voltage drop across the drain and source contacts, and 𝐼𝐷𝑆 is the drain current. 
Because Nb and Al are two commonly used superconductors [18, 140], we consider here the cases 
where the source/drains consist of either Nb or Al, with ∆  values of 1.5 mV or 0.22 mV, 
respectively [141]. Figure 5.4 shows the static 𝐼 − 𝑉 characteristics of JJ-FETs with the two types 





Figure 5.4: Calculated 𝐼 − 𝑉 characteristics for JJ-FETs with 𝑊 = 1 μm, effective SiO2 oxide thickness of 
1 nm (𝐶𝐺 = 3.45 μF/cm
2) using (a) Nb and (b) Al contacts. The 𝑉𝐺 − 𝑉𝑇 values indicated in the figure are 
changed in 1 mV [panel (a)], and 0.5 mV [panel (b)] increments.  
A critical question for a logic gate is if the output voltage is sufficiently large to switch the 
next stage, since transistors are cascaded to perform complex logic operations. To address this 
question, we assume the output of one JJ-FET is directly driving the gate of a second JJ-FET, 
whose 𝐼𝐶 value, in turn needs to be sufficiently modulated for a switch. Equation (5.14) indicates 
that 𝑉𝐷𝑆  will be of the order of 𝑉0  if 𝐼𝐷𝑆  is comparable to 𝐼𝐶  [19]. The relative change in 𝐼𝐶 








To achieve signal restoration with 𝛼𝑅  ~ 1, 𝑉𝐺 − 𝑉𝑇  needs to be comparable to 𝑉0 . This is an 
intrinsic requirement of short ballistic JJ-FET logic gates, independent of the device scaling and 





Figure 5.5: Calculated 𝛼𝑅 vs. 𝑉𝐺 − 𝑉𝑇 for the (a) Nb- and (b) Al-contact JJ-FET.  
5.5 JJ-FET logic gate and memory 
5.5.1 Static analysis 
In this section, we consider logic gates based on JJ-FETs. Figure 5.6(a-c) illustrates the 
schematics of the JJ-FET inverter, NOR gate and static-random-access-memory (SRAM), 
respectively. A NOR gate is universal and can be the building block for any combinatorial logic 
circuit. In this study, we assume all logic devices are biased with ideal DC current (𝐼𝐵𝑖𝑎𝑠) sources 
for simplicity. The logic gates operate as follows. For a JJ-FET inverter [Fig. 5.6(a)], when the 
input voltage at the gate (𝑉𝐼𝑁) is at logic low (𝑉𝐺,𝐿𝑜), the corresponding 𝐼𝐶 < 𝐼𝐵𝑖𝑎𝑠, and the JJ-FET 
is resistive, leading to a finite 𝑉𝑂𝑈𝑇 . On the other hand, when 𝑉𝐼𝑁 is at logic high (𝑉𝐺,𝐻𝑖), the 
corresponding 𝐼𝐶 > 𝐼𝐵𝑖𝑎𝑠, the JJ-FET is superconducting, and 𝑉𝑂𝑈𝑇 is zero. Consequently, we have 
𝑉𝐺,𝐿𝑜 = 0 since the JJ-FETs are cascaded in logic circuits. Signal restoration indicates the finite 
𝑉𝑂𝑈𝑇 at 𝑉𝐼𝑁 = 𝑉𝐺,𝐿𝑜 at least equal to 𝑉𝐺,𝐻𝑖 to drive the input of the next stage, i.e. same input/output 
swing. Similarly, in a JJ-FET NOR gate [Fig. 5.6(b)], the sum of 𝐼𝐶 of the two JJ-FETs is smaller 
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than 𝐼𝐵𝑖𝑎𝑠 only when both inputs are at logic low, leading to a finite 𝑉𝑂𝑈𝑇, and zero otherwise. 
Connecting two JJ-FET inverters back to back yields an SRAM cell [Fig. 5.6(c)], where 𝑉1 and 𝑉2 
will reach a stable state of complementary values.  
 
Figure 5.6: Schematics of the JJ-FET (a) inverter, (b) NOR gate and (c) SRAM.  
Next, we design the JJ-FET inverter using the static model and investigate its performance, 
ignoring any parasitic capacitance and resistance of the JJ-FET itself. Though this model may be 
oversimplified, it sheds lights on the DC operating point, i.e. the 𝑉𝑇  and 𝐼𝐵𝑖𝑎𝑠  values that will 
produce the same input/output swing, namely 𝑉𝐺,𝐻𝑖 = 𝑉𝑂𝑈𝑇(𝑉𝐺,𝐿𝑜) = 𝑅𝑁(𝑉𝐺,𝐿𝑜) ∙ √(𝐼𝐵𝑖𝑎𝑠
2 −
𝐼𝐶
2 (𝑉𝐺,𝐿𝑜)) and an optimal power or speed; the variables in parentheses denote the 𝑉𝐼𝑁 values. We 
can estimate the power consumption of the JJ-FET as ∝ 𝐼𝐵𝑖𝑎𝑠𝑉𝐺,𝐻𝑖. Hypothetically, we could have 
an arbitrarily small swing and thus power consumption by choosing 𝐼𝐵𝑖𝑎𝑠 close to 𝐼𝐶(𝑉𝐺,𝐿𝑜). We 
could also have an arbitrarily large swing since 𝑅𝑁(𝑉𝐺,𝐿𝑜) diverges when 𝑉𝑇  approaches zero. 
Hence, for any given swing we have a solution to the bias point by appropriately choosing 𝑉𝑇 and 
𝐼𝐵𝑖𝑎𝑠, albeit with trade-offs. Therefore, we chose to design the biasing point of the logic gates based 
on speed.  
125 
 
The rising delay (𝑡𝑟) is not expected to be reduced compared to that of the traditional 
counterpart, e.g. an NMOS inverter, because when 𝑉𝐼𝑁  switches to low the JJ-FET becomes 
resistive instead of being cut-off. Moreover, the JJ-FET draws additional current to the resistive 
component, namely 𝐼𝐽, effectively further slowing down the charging speed at the output node. On 
the other hand, 𝐼𝐽 will assist to discharge the output node when 𝑉𝐼𝑁 switches to high. The falling 
delay ( 𝑡𝑓 ) is therefore smaller than that of an NMOS inverter, and more importantly, the 
superconducting JJ-FET can fully discharge the output. Figure 5.7(a) presents the plot of minimum 
total delay 𝜏𝑚𝑖𝑛 as a function of |𝑉𝑇 | for an Nb-contact JJ-FET inverter. The device has the same 
geometry as that assumed in Fig. 5.4 and an output capacitance 𝐶𝐿 = 10 fF, chosen as fan-out of 
four plus interconnect capacitance. For reference, the gate capacitance of a JJ-FET with 𝑊 = 1 
μm and 𝐿𝐺 = 50 nm is 1.7 fF. We note the actual value of 𝐶𝐿 is insignificant to demonstrate the 
logic operation here, since the characteristics of JJ-FET logic gates using the static 𝐼 − 𝑉 model 
will not change with 𝐶𝐿, except for the delay to scale linearly. For a fixed 𝑉𝑇, a given 𝐼𝐵𝑖𝑎𝑠 >
𝐼𝐶(𝑉𝐺,𝐿𝑜) decides 𝑉𝑂𝑈𝑇(𝑉𝐺,𝐿𝑜) and therefore the output swing. Meanwhile, 𝐼𝐵𝑖𝑎𝑠  cannot exceed 
𝐼𝐶(𝑉𝑂𝑈𝑇(𝑉𝐺,𝐿𝑜)) so there is a matched input swing. Hence, we have multiple solutions of various 
𝐼𝐵𝑖𝑎𝑠 to the bias point at each 𝑉𝑇. We first determine those quiescent points, then extract 𝑡𝑟 and 𝑡𝑓 
for individual points from a set of transient analysis, and finally obtain 𝜏𝑚𝑖𝑛  at that 𝑉𝑇  as the 
minimum of  (𝑡𝑟 + 𝑡𝑓) among those points. Effectively the curve in Fig. 5.7(a) is the projection of 
a trace along the contour plot for  (𝑡𝑟 + 𝑡𝑓) against 𝑉𝑇  and 𝐼𝐵𝑖𝑎𝑠 . We find that 𝜏𝑚𝑖𝑛  reaches a 
global minimum at 𝑉𝑇 ≈ -0.8∆, where the 𝑉𝐼𝑁 swing is ≈ 4∆. Using this biasing point, an example 
of transient analysis for the Nb-contact JJ-FET inverter is shown in Fig. 5.7(b). It is clear that the 
falling edge of 𝑉𝑂𝑈𝑇 is more linear than exponential, compared to the rising edge, thanks to 𝐼𝐽, 
which remains ~𝐼𝐶 and does not linearly decrease with 𝑉𝑂𝑈𝑇 as the resistive counterpart. The 𝑡𝑟 
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and 𝑡𝑓 values are 6.4 and 2 ps in this case. Similarly, a NOR gate can be constructed by simply 
doubling 𝐼𝐵𝑖𝑎𝑠 since 2𝐼𝐵𝑖𝑎𝑠 < 𝐼𝐶(𝑉𝐺,𝐻𝑖) + 𝐼𝐶(𝑉𝐺,𝐿𝑜). 
 
Figure 5.7: (a) 𝜏𝑚𝑖𝑛 = 𝑚𝑖𝑛(𝑡𝑟 + 𝑡𝑓) among biasing points with their respective equal input/output swing 
at each |𝑉𝑇|. (b) Transient analysis result with minimum 𝜏𝑚𝑖𝑛 using the following set of parameters: Swing 
of input/output = 5.9 mV, 𝑊 = 1 μm, 𝑉𝑇 = -1.2 mV, 𝐼𝐵𝑖𝑎𝑠 = 15.1 μA. The superconducting contacts are 
Nb. 
Applying the same set of parameters for the Nb-contact JJ-FET inverter in Fig. 5.7(b), 
Figure 5.8(a) shows the transient response of the output voltages 𝑉1 and 𝑉2 for the two JJ-FET 
inverters in a SRAM cell. The initial voltage values at the two outputs are associated with the 
metastable state (𝑉1 = 𝑉2 ≈ 1.5 mV). In presence of any disturbance, which is ubiquitous in an 
actual circuit, the feedback loop will stabilize the two inverters to their respective conditions. The 
final state is one of the two stable states where 𝑉1  and 𝑉2  have opposite logic values. In this 
example, the metastable state ends due to a disturbance at 25 ps and the cell reaches the stable state 
where 𝑉1 = 5.9 mV and 𝑉2 = 0 mV, representing a bit ‘1’ stored in the cell. Other initial conditions 
will work as if the disturbance already given. Figure 5.8(b) presents the voltage transfer curves of 
the two JJ-FETs in the same SRAM cell, with the static noise margin indicated in a dashed-line 
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box. The intersection of the two curves in the middle indicates the metastable state while the two 
at the ends represent the stable states, pointed by arrows. 
 
Figure 5.8: (a) Transient response of the node voltages at the outputs of the two JJ-FETs in an SRAM cell. 
(b) SRAM voltage transfer curves, static noise margin is indicated with a dashed-line-frame box. 𝐶𝐿 = 1 fF 
at both outputs. The superconductor contacts are Nb. 
5.5.2 Dynamic analysis 
Although we can design the DC operating point of JJ-FET logic gates with the static model, 
we have made a critical assumption that the JJ-FETs are overdamped in the transient analysis. As 
discussed in Section 5.2.3, if a JJ works in the overdamped regime and carries a current 
exceeding 𝐼𝐶, it is non-hysteretic and will become superconducting immediately when the current 
falls below 𝐼𝐶 . For an overdamped and resistive JJ-FET, it means the transistor will become 
superconducting as soon as 𝑉𝐺  is increased such that 𝐼𝐶 > 𝐼𝐷𝑆 . However, a JJ or JJ-FET is 
overdamped only when 𝑄 is small (𝑄 ≪  4) [134, 135]. On the other hand, a JJ becomes 
underdamped if 𝑄 is large, which means it remains in the resistive state even when the junction 
current is reduced below 𝐼𝐶, leading to 𝐼 − 𝑉 hysteresis. The assumption of overdamped operation 
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becomes questionable if we acknowledge that a logic device has fan-out, and therefore has larger 
𝐶 as well as 𝑄 than a single transistor. Moreover, by ignoring 𝐿𝐶, the estimation of gate delay is 
no longer accurate, as the dominant time constant of an overdamped JJ-FET is 𝜏𝑅𝐿 = 𝐿𝐶/𝑅𝑁 =
ℏ/2𝑒∆. To address these dilemmas, we implement the RCSJ model discussed in Section 5.2.3 to 
describe the device. The 𝐼 − 𝑉 characteristics are controlled by 𝜑(𝑡), which is a time-dependent 
variable representing the macroscopic phase difference between the superconducting source and 















We assume the load is purely capacitive and ignore the resistance of the biasing circuitry. 
Therefore, a JJ-FET inverter’s device resistance 𝑅 = 𝑅𝑁 and capacitance 𝐶 = 𝐶𝐿 + 𝐶𝐽, where 𝐶𝐽 
is the junction capacitance assuming the gate capacitance splits symmetrically to the source and 








where 𝐶𝐽 and 𝐶𝐿 are normalized to 𝑊 = 1 μm of the active JJ-FET. We have 𝐶𝐿 ∝ 𝐶𝐺 if the output 
is driving inputs of other JJ-FETs, hence for a JJ-FET logic inverter 𝑄𝑖𝑛𝑣 ∝ √𝐶𝐺/(𝑉𝐺 − 𝑉𝑇). 
 We implement the RCSJ model with Verilog-a and perform the simulation in the Cadence 
Virtuoso environment. Details of the model implementation and the validity test of a JJ’s dynamics 
are presented in Section 5.7. Figure 5.9 presents the results of transient analysis for both Nb- and 
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Al-contact JJ-FET inverters, with device parameters adapted from the static analysis based on 
𝑉𝑇 ≈  -0.8∆ . Figure 5.9(a-b) shows the input waveforms for the Nb- and Al-contact JJ-FET 
inverters, respectively. Figure 5.9(c-d) shows the output waveforms for the Nb- and Al-contact JJ-
FET inverters with 𝐶𝐿 = 1 fF. Similarly, the output waveforms for the Nb- and Al-contact JJ-FET 
inverters with 𝐶𝐿 = 5 fF are shown in Fig. 5.9(e-f). The values of 𝐶𝐿  in the dynamic analysis 
section are chosen to represent the respective operation regime whether hysteresis will latch the 
JJ-FET in the resistive state or not. Table 5.1 summarizes the values of 𝑄 at 𝑉𝐼𝑁 = 𝑉𝐺,𝐻𝑖 associated 
with different 𝐶𝐿 and zero 𝑉𝐼𝑁 for both Nb- and Al-contact JJ-FET inverters. Comparing the output 
waveforms to those using the static model, superimposed oscillations emerge because of the 
Josephson effect. Similar to a parallel RLC circuit, the amplitude is attenuated by a larger 𝐶𝐿, and 
the frequency is higher for the Nb-contact device due to a smaller 𝐿𝐶. The Nb-contact JJ-FET 
inverter is significantly faster than its Al-contact counterpart, e.g. 𝑡𝑓 = 0.25 and 2.5 ps respectively 
with 𝐶𝐿 = 1 fF. The difference in their 𝑡𝑓 is comparable to that of their 𝜏𝑅𝐿. If we compare panels 
(c-d) to (e-f), a distinct difference that can be seen is that the JJ-FET inverter fails to be reset into 
the superconducting states when 𝑉𝐼𝑁 switches from zero to high when 𝐶𝐿 is increased from 1 to 5 
fF. Consequently, the finite 𝑄 must be accounted for when designing JJ-FET logic gates to avoid 
an undefined 𝑉𝑂𝑈𝑇. In the simulation, we find 𝑄 ≈ 4 is the critical value for the Nb-contact JJ-FET 
inverter to be properly reset, and slightly lower for the Al-contact device as 𝑄 ≈ 2.5. The critical 
value of 𝑄  is closely related to the ratio of 𝐼𝐵𝑖𝑎𝑠/𝐼𝐶(𝑉𝐺,𝐻𝑖)  due to the hysteretic 𝐼 − 𝑉 
characteristics. This ratio is 0.5 and 0.7 for the parameter set our Nb- and Al-contact JJ-FET 
inverter assumes, in agreement with the ratio of 𝐼𝑅  over 𝐼𝐶  corresponding to the critical 𝑄 in a 




Figure 5.9: Square waveforms of 𝑉𝐼𝑁 for (a) Nb-contact JJ-FET inverter (0 - 6 mV) and (b) Al-contact JJ-
FET inverter (0 - 1.1 mV), with a period of 20 ps. Waveforms of 𝑉𝑂𝑈𝑇 for (c-d) Nb- and Al-contact JJ-FET 
inverters with 𝐶𝐿 = 1 fF and (e-f) 𝐶𝐿 = 5 fF, respectively. For reference, the gate capacitance is 0.7 fF for 
𝑊 = 1 µm and 𝐿𝐺 = 20 nm. 𝐼𝐵𝑖𝑎𝑠 is slightly reduced to 12 μA from that in the static model for the Nb-




Table 5.1: 𝑄 of the JJ-FET inverter 
Contact and 𝐶𝐿 𝑉𝐼𝑁 − 𝑉𝑇 = 1.2 𝑚𝑉 𝑉𝐼𝑁 − 𝑉𝑇 = 0.2 𝑚𝑉 
Nb, 1 fF 3.5 N/A 
Nb, 5 fF 15.5 N/A 
Al, 1 fF N/A 1.0 
Al, 5 fF N/A 4.4 






√2𝑒𝐶𝐺 ∙ (√𝑉𝐼𝑁1 − 𝑉𝑇 + √𝑉𝐼𝑁2 − 𝑉𝑇)
(5.18) 
where 𝐼𝐶1 and 𝐼𝐶2 are the critical current of the two JJ-FETs. Figure 5.10 presents the results of 
transient analysis for JJ-FET NOR gates, with the same device parameters used in the JJ-FET 
inverters and doubled 𝐼𝐵𝑖𝑎𝑠 . Figure 5.10(a-d) shows the input waveforms for the Nb- and Al-
contact JJ-FET NOR gates, respectively. The signal at 𝑉𝐼𝑁2 has twice the period and is in phase 
with that at 𝑉𝐼𝑁1  to enumerate all four possible logic combinations at the inputs. The output 
waveforms for the Nb- and Al-contact JJ-FET NOR gates are shown in Fig. 5.10(e-f) with 𝐶𝐿 = 1 
fF and Fig. 5.10(g-h) with 𝐶𝐿 = 2.5 fF. Finally, the output waveforms for the Nb- and Al-contact 
JJ-FET NOR gates with 𝐶𝐿 = 5 and 7 fF are shown in panels (i) and (j). Table 5.2 summarizes the 
values of 𝑄 associated with different combinations of 𝑉𝐼𝑁1,  𝑉𝐼𝑁2 and 𝐶𝐿  for both Nb- and Al-
contact JJ-FET NOR gates. Again, the values of 𝐶𝐿 and therefore 𝑄 are crucial to determine the 
behavior of the JJ-FET NOR gates. In Fig. 5.10(e-f), 𝑉𝑂𝑈𝑇 correctly reproduces the response of a 
NOR gate, e.g. 𝑉𝑂𝑈𝑇 only becomes finite when both inputs are low. However, when 𝐶𝐿 is increased 
from 1 to 2.5 fF, 𝑉𝑂𝑈𝑇 fails to be reset to zero when only one of the inputs switches from low to 
high and outputs an undefined intermediate state [Fig. 5.10(g-h)]. When 𝐶𝐿 is further increased to 
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5 and 7 fF for the Nb- and Al-contact JJ-FET NOR gates, 𝑉𝑂𝑈𝑇 remains finite even when both 
inputs switch to high. Consequently, there are two undefined intermediate states, as shown in Fig. 
5.10(i-j). 
 
Figure 5.10: Square waveforms of 𝑉𝐼𝑁1 for the (a) Nb-contact JJ-FET NOR gate (0 - 6 mV) and (b) Al-
contact JJ-FET NOR gate (0 - 1.1 mV), with a period of 20 ps. Square waveforms of 𝑉𝐼𝑁2 for the (c) Nb- 
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and (d) Al-contact JJ-FET NOR gate, with a period of 40 ps. Waveforms of 𝑉𝑂𝑈𝑇 for the Nb- and Al-contact 
JJ-FET NOR gate with (e-f) 𝐶𝐿 = 1 fF, (g-h) 𝐶𝐿 = 2.5 fF, (i) 𝐶𝐿 = 5 fF and (j) 𝐶𝐿 =  7 fF, respectively. 
𝐼𝐵𝑖𝑎𝑠 = 24 and 2 μA for the Nb- and Al-contact JJ-FET NOR gates. Figure 5.10: continued. 
Table 5.2: 𝑄 of JJ-FET NOR gate  
Logic values of 𝑉𝐼𝑁1 and 𝑉𝐼𝑁2 00 01 or 10     11 
Nb-contact, 𝐶𝐿 = 1 fF 7.1 2.9 2.0 
Nb-contact, 𝐶𝐿 = 2.5 fF 12.6 6.7 4.3 
Nb-contact, 𝐶𝐿 = 5 fF 21.8 12.0 8.0 
Al-contact, 𝐶𝐿 = 1 fF 2.54 1.0 0.7 
Al-contact, 𝐶𝐿 = 2.5 fF 4.5 2.3 1.5 
Al-contact, 𝐶𝐿 = 7 fF 10.4 5.6 3.8 
5.5.3 Global clock to reset underdamped JJ-FETs 
In the previous section, we have shown that the 𝑄 = 0 approximation is not applicable if 
the fan-out load capacitance is taken into account. The JJ-FETs usually enter the underdamped 
regime and become hysteretic, at least when inputs are low. On the other hand, JJ-FETs can turn 
back to overdamped when inputs switch from low to high, thanks to the low 𝑄 from an optimized 
design. In this case, we can harness the unique feature of the superconducting logic device, where 
𝑡𝑓 is determined by 𝜏𝑅𝐿. Thus, a promising design of JJ-FET logic gate resembles the dynamic 
logic gate, featuring a pre-charge of 𝑉𝑂𝑈𝑇 and monotonically rising 𝑉𝐼𝑁 during evaluation. The JJ-
FET logic gate discussed in this chapter belongs to the type of voltage-state JJ logic device. In 
Section 1.6.2 we have introduced the JJ switching element realized through magnetic coupling or 
current injection into the channel [19]. Those JJs are underdamped with high 𝑄 due to the obsolete 
fabrication technology and the capacitor device geometry, and require an AC power supply and 
other circuit elements to isolate the output from the input. An AC power supply is used since in an 
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underdamped JJ, resetting from the resistive to superconducting state requires the ratio of 𝐼𝐽/𝐼𝐶 to 
be lowered to a small value for a period of time and this can only be achieved by lowering 𝐼𝐵𝑖𝑎𝑠. 
On the other hand, the JJ-FET is non-reciprocal and has a low 𝑄 thanks to modern transistor 
fabrication technology and the co-planar geometry. Moreover, the JJ-FET has a gate-tunable 𝐼𝐶 
and can conceivably be reset to superconducting state by increasing 𝑉𝐺 − 𝑉𝑇. We find that a short 
voltage pulse can be applied to 𝑉𝐼𝑁  to temporarily boost 𝑉𝐺 − 𝑉𝑇  and reset 𝑉𝑂𝑈𝑇  back to zero. 
Figure 5.11(a-b) presents the output waveforms for the Nb- and Al-contact JJ-FET inverters with 
𝐶𝐿 = 5 fF in response to a square waveform with a period of 50 ps. Due to the underdamped 
operation, 𝑉𝑂𝑈𝑇 remains finite when 𝑉𝐼𝑁 switches to high. Figure 5.11(c-d) shows the results of 
𝑉𝑂𝑈𝑇  with an addition of clock signals (𝑉𝐶𝐿𝐾 ) with the same period in red and blue lines, 
respectively. 𝑉𝐶𝐿𝐾 includes a 5 ps voltage pulse of 10 and 4 mV for the Nb- and Al-contact JJ-FET 
inverters, which is applied at the rising edge of 𝑉𝐼𝑁. The pulse width (𝑡𝑃𝑊) can be narrower with a 
larger amplitude for higher speed, e.g. a pulse of 20 mV, 2 ps can reset this Nb-contact JJ-FET 
inverter. Conversely, 𝑡𝑃𝑊  of such a transient pulse can be relaxed with a lower operating 
frequency. A simplification is made that 𝑉𝐼𝑁  and 𝑉𝐶𝐿𝐾  add to each other. 𝑉𝑂𝑈𝑇  is successfully 
restored to zero with 𝑉𝐶𝐿𝐾 added. Similarly, Fig. 5.11(e-f) shows the results of the voltage pulse 
activated at the falling edge of 𝑉𝐼𝑁, where red and blue lines represent 𝑉𝑂𝑈𝑇 and 𝑉𝐶𝐿𝐾. Though the 
rise of 𝑉𝑂𝑈𝑇 is delayed, it does reach the target value. Therefore, a global clock mechanism can be 
introduced if underdamped operation cannot be avoided, at the expense of lower speed. Indeed, 
since the logic value of 𝑉𝑂𝑈𝑇 must be evaluated when 𝑉𝐶𝐿𝐾 = 0, the waveform half-period should 
exceed 𝑡𝑃𝑊 + 𝑡𝑟 + 𝑡𝐻, where 𝑡𝐻 is the hold time. It is noteworthy that 𝑉𝐶𝐿𝐾 may be synchronized 




Figure 5.11: (a-b) Output waveforms of Nb- and Al-contact JJ-FET inverters without 𝑉𝐶𝐿𝐾. (c-d) Output 
waveforms with 𝑉𝐶𝐿𝐾 switching from low to high at the 𝑉𝐼𝑁 rising edge. (e-f) Output waveforms with 𝑉𝐶𝐿𝐾 
switching from low to high at the 𝑉𝐼𝑁 falling edge. 𝑉𝐶𝐿𝐾 is indicated in blue curves in panels (c-f). The other 
parameters are the same as those used in Fig. 5.9. 
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5.6 Design considerations and trade-offs 
The model we employ in this chapter ignores the mesoscopic effects and applies to ideal 
contacts. It is therefore necessary to examine the validity of our assumptions. First, mesoscopic 
effects can potentially change the 𝐼𝐽 value. For example, while Kondo resonances can suppress 
this magnitude, we expect a minimal effect for the device in the short ballistic regime [143]. The 
experimentally observed 𝑉0 value is close to the ballistic limit 𝜋Δ [30], suggesting that the JJ-FET 
is not operating in the Kondo effect-dominated regime. Second, mesoscopic effects can change the 
dependence of 𝐼𝐽 on 𝜑(𝑡). Fortunately, this current-phase relation remains sinusoidal for a short 
ballistic junction in nanoscale [144]. On the other hand, in a realistic device carriers will observe 
a tunnel barrier at the channel/contact interface, a key ingredient to validate the sinusoidal current-
phase relation [145]. It is noteworthy that the current magnitude is similar to the case where there 
is no tunnel barrier, since the reduction of current due to normal reflections at the disordered 
junction is compensated by the current increase from Andreev reflections [146]. We therefore 
assess that a realistic JJ-FET with finite transparency between the channel and contacts can still 
achieve 𝑉0 at the short ballistic limit. 
Additionally, in our analysis throughout we have assumed the JJ-FET gate overdrive 𝑉𝐺 −
𝑉𝑇  controls the gate charge (𝑞𝐺) and therefore 𝐼𝐶  by modulating the weak link in the channel. 
However, this unidirectional JJ-FET model where 𝐼𝐷𝑆  is set by 𝑞𝐺  without a back reaction is 








𝐼𝐶(𝑞𝐺)(1 − 𝑐𝑜𝑠𝜑(𝑡)) (5.19) 
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where 𝐼𝐶(𝑞𝐺) is 𝐼𝐶  with a gate charge 𝑞𝐺 . Since 𝑉𝐺 − 𝑉𝑇 = 𝜕𝐸𝐽𝐹/𝜕𝑞𝐺 , we find 𝑞𝐺  is reduced, 
compared to the unidirectional model: 
𝑞𝐺 = 𝑊𝐿𝐶𝐺(𝑉𝐺 − 𝑉𝑇) −
ℏ𝛽(𝑞𝐺)
2𝑒
(1 − 𝑐𝑜𝑠𝜑(𝑡))                               (5.20) 
where 𝛽(𝑞𝐺) is 𝛽 with a gate charge 𝑞𝐺. The back reaction is negligible when the right hand side 
second term is small, namely 𝛾 = ℏ𝛽(𝑞𝐺 )/2𝑒𝑊𝐿𝐶𝐺(𝑉𝐺 − 𝑉𝑇)  ≪ 1, a condition which does not 
hold for the logic device operation regime discussed here. For the parameters used in the Nb-
contact JJ-FET inverter at zero 𝑉𝐼𝑁, i.e. 𝑉𝐺 − 𝑉𝑇 = 1.2 mV, 𝑊 = 1 μm and 𝐿𝐺 = 50 nm, the two 
terms of Eq. (5.20) RHS are comparable. We note that 𝛽 decreases with increasing 𝑉𝐺 − 𝑉𝑇; hence, 
the back reaction becomes particularly important when 𝑉𝐼𝑁 is low. This implies that if we ignore 
the back reaction, the channel can be fully depleted and 𝑉𝑂𝑈𝑇 will be in an undefined state. The 
back reaction can be compensated by shifting 𝑉𝑇  to a more negative value. For example, the 
operation of the Nb-contact JJ-FET inverter shown in Fig. 5.9 is restored by setting 𝑉𝑇 = -3.5 mV, 
while the other parameters are the same. While the back reaction adds extra complexity to the 
design of JJ-FET logic gates, if it is properly compensated at zero 𝑉𝐼𝑁, at high 𝑉𝐼𝑁 its impact is 
reduced thanks to a smaller 𝛾.  
 It is of interest to investigate how advances in nano-fabrication will influence the JJ-FET 
logic gates. Transistor scaling effectively produces smaller 𝐿𝐺  and larger 𝐶𝐺. In order to validate 
the model used in this study, 𝐿𝐺  needs to be sufficiently short compared to the superconducting 










where 𝑣𝐹 and 𝑚
∗ are the Fermi velocity and effective electron mass in the semiconductor channel, 
which are crucial to achieve a significant 𝜉0 at the low 𝑉𝐺 − 𝑉𝑇 required by JJ-FET logic gates. A 
large 𝐶𝐺 in the scaled JJ-FET device promises a long 𝜉0 and small 𝛾. Alternatively, it may also 
allow a lower 𝑉𝐺 − 𝑉𝑇  to reduce power consumption. However, 𝑄  will increase consequently, 
which imposes a design trade-off of 𝐶𝐺 and potentially justifies the necessity of 𝑉𝐶𝐿𝐾. The choice 
of superconductor contacts is another important factor. Choosing a low ∆ contact has various 
benefits. In light of the requirements of finite 𝑉𝐺 − 𝑉𝑇 for reasonable 𝛾, 𝜉0 and 𝑄, and appreciable 
𝛼𝑅  for signal restoration, we usually have 𝑉𝐺 − 𝑉𝑇 ~ ∆. Then we can approximate the power 
consumption 𝑃 ∝ 𝐼𝐶𝑉0 ∝ ∆
5/2  and power-delay product 𝑃𝜏𝑅𝐿 ∝ ∆
3/2, indicating that smaller ∆ 
yields more efficient JJ-FET logic gates. Additionally, we have 𝑄 ∝ √∆  and 𝜉0 ∝ 1/√∆ , 
promoting the overdamped operation and relaxing the requirement of reduced 𝐿𝐺  and 𝑚
∗ . 
However, we also have 𝛾 ∝ 1/√∆, which indicates a low ∆ JJ-FET is less immune to the back 
reaction. Also, a larger ∆ is favored for faster speed given 𝜏𝑅𝐿 ∝ 1/∆. The above arguments 
impose a design trade-off for ∆.  
 Although JJ-FET logic gates cannot relax the requirement of ultra-precise control of 𝑉𝑇  
compared to cryogenic CMOS, they provide a better circuit tolerance in the sense that JJ-FETs are 
always in the on-state while a CMOS device has to make a transition between the on-state and off-
state within the operating voltage window. Moreover, the speed of the JJ-FET logic gate is limited 
by 𝜏𝑅𝐿 if designed properly for an overdamped operation, as opposed to the 𝑅𝐶 time constant in a 
CMOS device, which can be unacceptably high for the low carrier concentrations due to a small 
𝑉𝐷𝐷 at cryogenic temperatures. On the other hand, JJ-FET logic gates possess a smaller break-even 
operating voltage than cryogenic CMOS if we factor in the static power consumption. JJ-FET logic 
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gates also demonstrate great compatibility with emerging material platforms, e.g. the III-V 
quantum-well JJ-FET is a depletion-mode 𝑛-type device [30]; the graphene channel can reach its 
charge neutrality point at a slightly negative 𝑉𝐺  [29] and the proposed JJ-FET logic gates can 
circumvent the issue of a low on-off ratio for CMOS [148, 149]. Moreover, the low 𝑚∗ and high 
𝑣𝐹 in III-V quantum-well, and especially in graphene mitigate the conflict between long 𝜉0 and 
low 𝑉𝐺 − 𝑉𝑇. e.g. Dirac electrons in graphene have an 𝜉0 = 70 nm and 470 nm in Nb- and Al-
contact JJ-FETs, respectively [150].  
5.7 Circuit diagram and Verilog-a code for simulation 
5.7.1 Circuit diagram  
 Figure 5.12 shows the circuit schematic we use to simulate the dynamic behavior of a JJ or 
JJ-FET. On the left-hand side, the three elements in parallel are the direct implementation of the 
RCSJ model, where we have the two terminals as nodes A and B. A dummy circuit, which is a 
stand-alone loop as shown on the right hand side of the schematic, is built to store the phase 
difference between the two terminals of the JJ as the voltage difference between the nodes X and 
Y. This loop is coupled to the RCSJ part through a voltage-controlled current source (VCCS) with 
a gain of 1 S, whose control voltage is that across the JJ. We have a capacitor in the loop 𝐶′ =
ℏ/2𝑒, therefore Equation (5.3) is automatically satisfied due to current conservation in the loop. 
Equation (5.2) is also satisfied if we write 𝐼𝐽 = 𝐼𝐶sin [𝑉(𝑋) − 𝑉(𝑌)]. After we build the circuit 
model, we implement it with Verilog-a due to its suitability for the behavioral modeling of 





Figure 5.12: Circuit diagram used to model a JJ in the simulation. 
5.7.2 Verilog-a code  
The Verilog-a code to model the dynamic behavior of a JJ or JJ-FET is as follows: 
// Verilog-a for JJFET, JJFET_VI, Verilog-a 
// This is for ideal I-V curve and exclude all parastitics, use an ideal 
model for ballistic transport 
`include "constants.vams" 
`include "disciplines.vams" 
module JJFET_ideal_inductor_trio_sat (G, D, S, B); 
inout G, D, S, B; 
electrical G, D, S, B, dummy1, dummy2; //Body is grounded 
branch (G, D) gd; 
branch (G, S) gs; 
branch (D, S) ds; 
parameter real W = 4u; //width of the JJ-FET 
parameter real L = 100n; //length of the JJ-FET 
parameter real Cg = 0.0345/1; //gate capacitance, 0.0345 F/m2, divided 
by EOT = 1 nm 
parameter real pi = 3.14159; 
parameter real delta = 3.05m; //superconducting gap of Nb 
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//parameter real delta = 445.6u; //superconducting gap of Al  
parameter real C_2edh = 4.8355e14; //constant of value 2e/h, 2*1.602e-
19/6.626e-34    
parameter real Vres = 0.01m; //residual carrier density 2.15e8/cm2, 
not used 
///////////////// 
parameter real Vth = -0.2m; //threshold voltage to turn on 
superconducting state 
///////////////// 
parameter real RnSub = 100; //Rn in subthreshold region, not used 
parameter real gamma = 10; //not used 
parameter real Vt = 26m; //Vt = kT/q, not used 
parameter real k = 4; //factor to adjust Ic, normal transmission 
coefficient = 1/k  
//parameter real Cj = 0.1n * W; 
localparam real hb_2e = 0.3291f; // hbar/2e 
real Ic, Rn, V0, beta_pre, beta, n, Vov, Cj; //n: 2d carrier 
concentration 
analog begin 
  //V0 = pi*delta/2; //characteristic voltage of Nb JJ-FET 
  V0 = 675u; //characteristic voltage from the experimental 
data 
  beta_pre = V0*W*Cg*C_2edh*sqrt(2/pi); //pre-factor of beta  
  //if (V(gs) - Vth > Vres) begin 
   Vov = V(gs) - Vth;  
  //end 
  //else begin 
   //Vov = Vres; // assume a residual carrier density 
2.15e13/m2 
  //end 
  //beta = beta_pre / sqrt(n); 
  Ic = 2 * beta_pre * sqrt(Vov * 1.602e-19 / Cg)/k; //critical 
current at the gate bias 
  Rn = V0/Ic; 
  if (V(ds) >= Vov) begin  //saturation 
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   Cj = 2/3 * Cg * W * L; 
  end 
  else begin  //triode 
   Cj = 1/4 * Cg * W * L; 
  end 
  //capacitive, resistive and super current 
  I(ds) <+ ddt(Cj * V(ds)); 
  I(ds) <+ V(ds) / Rn; 
       I(ds) <+ Ic * sin(V(dummy1,dummy2)); 
  //form a dummy current loop to make sure V = hbar/2e * 
d(phi)/dt 
         I(dummy1,dummy2) <+ hb_2e * ddt(V(dummy1,dummy2)); 
         I(dummy1,dummy2) <+ -V(ds); 
end 
endmodule 
5.7.3 Simulation of the 𝑰 − 𝑽 characteristics of a JJ  
 We simulate the time response of 𝐼 and 𝑉 for a JJ to test the validity of the implementation 
on the RCSJ model. The JJ is simulated by a JJ-FET of Nb electrodes with a geometry of 𝑊/𝐿 = 
1000/35 nm and a fixed 𝑉𝐺 − 𝑉𝑇 = 5 mV, similar to the device discussed in Section 5.5.2. In the 
transient analysis, the current supply 𝐼 is swept from 0 to 40 µA then back to 0 µA in 50 ps, and 
the corresponding 𝑉 at each time step is recorded. Figure 5.13(a-b) presents the simulation results 
of a JJ’s 𝐼 − 𝑉 characteristics with 𝐶𝐿 = 0 and 5 fF at the output, respectively. We note that the JJ 
is also shunted by a small capacitor 𝐶𝐽 ≈ 0.2 fF. The red lines are associated with the full RCSJ 
model that takes the finite 𝑄 into account as described in Eqs. (5.3) and (5.4), while the blue lines 
are associated with the 𝑄 = 0 approximation in Eq. (5.7). We observe the expected results, where 
in the zero load and therefore a low 𝑄 scenario the JJ is free of hysteresis, while in the 5 fF load 
and therefore a high 𝑄 scenario the JJ demonstrates significant hysteresis. The result of the full 
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RCSJ model in panel (a) matches that of the 𝑄 =  0 static approximation reasonably well, if those 
superimposed AC signals on 𝑉 are averaged over time. Hence, we conclude that our Verilog-a 
code implementation of the RCSJ model successfully reproduces the dynamics of a JJ. 
 
Figure 5.13: Simulation results of a JJ’s 𝐼 − 𝑉 characteristics. The blue and red lines show the 𝑄 = 0 static 
approximations and the full RCSJ model results with finite 𝑄  for (a) 𝐶𝐿 =  0 fF and (b) 𝐶𝐿 =  5 fF, 
respectively. The arrows in panel (b) mark the up sweep and down sweep of 𝐼. 
5.8 Summary 
When cooling costs are factored in, the operating voltage of CMOS-based circuits has to 
be scaled down significantly for cryogenic computing to provide a net power reduction. JJ-FET 
Boolean logic can harness the superconducting property of these devices at these cryogenic 
temperatures, and provide low operating voltage on the order of superconductor gap voltage. 
Assuming a short ballistic transport length, we employ the static and RCSJ model to capture the 
behavior of JJ-FET logic gates with fan-out. A global clock can mitigate the underdamped 
operation, if necessary. Transistor scaling and the choice of different superconducting contacts 
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have notable impacts on the device operation. For example, a reduced gate dielectric thickness 
guarantees better back-reaction immunity, but favors underdamped operation; the contact with a 
larger superconductor gap voltage ensures a faster operation speed but at the cost of reduced 
coherence length, hence requiring a shorter channel length. We find JJ-FET logic gates can be a 
promising candidate for dynamic logic elements with ultra-short fall times, and can utilize the 




Chapter 6 : Epitaxial Al-InAs Heterostructures as Platform for Josephson 
Junction Field-effect Transistor Logic Devices  
6.1 Introduction 
We have examined the theory and design of JJ-FET logic gates in Chapter 5. In this chapter 
we extend the discussion to the experimental operation of JJ-FETs and explore if practical logic 
gates can be built. We fabricate JJ-FETs using InAs quantum well heterostructure as channel, 
epitaxial Al as superconducting electrodes, and scaled down Al2O3 gate dielectrics. The 𝑉𝐺 
dependence of 𝐼𝐶 , 𝐺𝑁  and 𝑉0  of the JJ-FETs coupled with capacitance measurements reveals 
different 𝑉𝐺 regimes in the proximity effect characterization of JJ-FETs. Self-consistent Poisson-
Schrödinger simulations allow us to associate these 𝑉𝐺 regimes with the carriers populating one or 
more subbands at different vertical locations in the heterostructure. We also discuss the importance 
of oxide/channel interface quality and its impact on the practical implementation of JJ-FET 
Boolean logic gates with signal restoration.  
The chapter organization is as follows. In Section 6.2, we describe the structure of the InAs 
quantum well heterostructure grown by molecular beam epitaxy (MBE), and detail the fabrication 
process of the JJ-FET. In Section 6.3, we examine the 𝐼 − 𝑉 characteristics of JJ-FETs and extract 
fundamental device parameters. Section 6.4 presents the simulation results of the heterostructure 
electrostatics by solving self-consistent Poisson-Schrödinger equations, which reveal different 𝑉𝐺 
regimes where one or more electron subbands are populated. In Section 6.5, we compare the 
simulated and experimental 𝐶 − 𝑉 data acquired from long-channel MOSFETs, which allow us to 
estimate the interface trap state density and associate the experimentally observed 𝑉𝐺 regimes with 
those in the simulations. We also investigate the correlation between the electrostatics and the 
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electron transport properties for both JJ-FETs and long-channel MOSFETs. In Section 6.6, we 
identify the discrepancy between the fabricated JJ-FETs and the ideal short ballistic devices 
discussed in Chapter 5, and evaluate how the non-ideality impacts the signal restoration of JJ-FET 
logic gates. Section 6.7 summarizes the chapter. 
6.2 Substrate growth and device fabrication process 
The growth of the heterostructure is performed on a semi-insulating InP(100) substrate in 
an MBE system (growth JS105E in the MBE growth catalog). An 800 nm InxAl1-xAs graded buffer 
layer is first grown, starting with the composition of In0.52Al0.48As to lattice match the InP substrate 
and ending with In0.81Al0.19As to join the quantum well region. The quantum well consists of 10/4/6 
nm of In0.81Ga0.19As/InAs/In0.81Ga0.19As layers with a 10
12 cm-2 Si 𝛿-doping layer placed 6 - 7 nm 
below the In0.81Ga0.19As/In0.81Al0.19As interface. A 25 nm epitaxial Al film terminates the MBE 
growth [151, 152]. The in-situ growth of Al is crucial to realize a transparent interface between 
the superconductor and the semiconductor for coherent Cooper pair transport. Figure 6.1 presents 
the cross-sectional TEM image showing the abrupt and flat interface between the single crystalline 
Al and In0.81Ga0.19As realized with this technique.   
Figure 6.2 summarizes the device fabrication steps of a JJ-FET. We first define the contour 
of the individual device, which is a mesa with the shape of two pads (source and drain) connected 
by a narrow bridge (channel), by EBL and wet-etching both Al and III-V compound epi-layers 
down to the InP substrate [panels (a-c)]. We use Transene aluminum etchant type-D for the Al 
etching, which has an etching rate of ~1 Å/s at room temperature for the single crystal Al grown 
in the MBE system. We usually do not assume a fixed etching time but rather check the exposed 




Figure 6.1: Cross-sectional TEM image of the heterostructure to highlight the high-quality interface 
between the single crystalline Al and In0.81Ga0.19As. (Figure adapted from Ref [151]) 
the ambient temperature fluctuation, and the completion of the Al etching can be reliably 
determined by the exposed area fully turning grey from silver, thanks to the obvious color 
difference between the semiconductor substrate and Al. We use a homemade solution to etch the 
III-V compounds, which consists of 25 parts of 12g citric acid (C6H8O7) powder dissolved in 100g 
DI water with the assistance of a magnetic stirrer (500 rpm for 1 hr), 3 parts of 85% phosphoric 
acid (H3PO4) and 5 parts of 30% hydrogen peroxide (H2O2). The etching rate of III-V epi-layers 
is ~400 nm/min, while InP is almost immune to this etchant. For this particular MBE growth, we 
use 4 min for the Al etching and 2.5 min for the III-V etching to define the device mesa. We then 
perform a 2nd EBL and Al wet etch to define the channel area, a nano-gap that breaks the 
continuous Al film across the mesa bridge [panel (d)]. Additionally, we open an extra EBL window 
near the nano-gap pattern to determine if the Al etching process is completed. We always check 
the nano-gap using SEM to make sure Al is fully etched to avoid a shorted junction. Next, we 
perform a 3rd EBL and deposit 10/70 nm of Ti/Au through electron beam evaporation followed by 
lift-off to pattern two pads onto the source and drain area, which promote the contact of the wire 
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bonding and probing for future measurements [panel (e)]. Afterwards, we deposit 10 nm Al2O3 as 
the gate oxide using plasma enhanced ALD of 100 cycles at 250 °C (oxide thickness is measured 
by ellipsometry on a co-processed Si wafer), followed by a 4th round of EBL, metal deposition of 
10/70 nm Ti/Au and lift-off to pattern the gate electrodes [panels (f-g)]. We notice that sometimes 
the gate metal coverage of the mesa sidewall can be an issue due to the light-of-sight deposition 
nature of the electron beam evaporation, where the gate metal line has to vertically run along the 
mesa sidewall for > 800 nm [panel (g)]. In the situation of a broken Ti/Au gate metal line along 
the sidewall, we will perform an additional sputtering of 120 nm Ta to cover the break, thanks to 
the more conformal deposition in the sputtering process (10 mTorr process pressure vs. 10-6 Torr 
in the electron beam evaporation). The final step is to open two windows at the source and drain 
areas to expose the Au surface through EBL and diluted HF etching [panel (h)], which is optional 
and usually not performed because the wire bonder head (high force required) and tungsten 
measurement probe can penetrate through the 10 nm Al2O3 to make contact with the Au metal 
electrodes. The HF etching step if executed needs extra attention, because a porous PMMA film 
may fail to protect the unexposed region and lead to damage of the Al film. In the 1st and 2nd EBL, 
we use a dose of 420 C/cm2 during the exposure and PMMA A4 spin coated at 4000 rpm as resist, 
which becomes ~200 nm in thickness after 1 min bake on 180 ⁰C hotplate and is developed in 
MIBK : IPA = 1 : 3 for 20 sec after the exposure. In the 3rd and 4th EBL, although PMMA A4 also 
proves to work in most of the time, we use PMMA A6 resist as detailed in Section 3.7, since a 
thinner resist is preferred to define a small feature while a thicker resist is favored for easy metal 
lift-off. If there is a broken Ti/Au gate line along the mesa sidewall and a metal sputtering is then 
required for patching, only PMMA A6 or thicker resist can be used because the more conformal 




Figure 6.2: Process flow to fabricate JJ-FETs on the InAs quantum well heterostructure platform. (a) As-
grown heterostructure consisting of the epitaxial Al, quantum well region, InxAl1-xAs buffer and InP 
substrate. (b) Perform EBL and wet-etch to remove Al to define the contour of the device. (c) Use the same 
mask to further wet-etch the entire epi-layers down to the InP substrate. (d) Perform EBL and wet-etch to 
define a nano-gap in Al as the channel area. (e) Perform EBL and deposit 10/70 nm Ti/Au onto the source 
and drain. (f) Conformal deposition of Al2O3 as the gate dielectric using ALD. (g) Perform EBL and deposit 
10/70 nm Ti/Au to pattern the gate contact. (h) Perform EBL and open windows at the source and drain to 
expose the pre-deposited Au (optional step).  
 Figure 6.3 presents the SEM and optical images of a JJ-FET at different fabrication stages 
in the above discussion. Figures 6.3(a) and 6.3(e) show the top-view SEM and optical images of 
the nano-gap, with the Al and III-V compounds around the device mesa already removed, 
corresponding to the stage in Fig. 6.2(d). Figure 6.3(b-c) shows the SEM images of the top-view 
and 45° tilt-view from the side for a completed device using the Ti/Au metal gate. Figure 6.3(c) 
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reveals a broken gate metal line along the mesa sidewall, which is also confirmed by the absence 
of gate control over the channel in the electrical measurement. Figure 6.3(d) shows a SEM image 
of the 45° tilt-view from the side after an additional Ta sputtering, where the color discontinuity 
along the gate metal is because Au is brighter than Ta in the SEM’s detector. Figure 6.3(f) presents 
an optical image of the channel area of a completed device with the additional Ta sputtering. 
 
Figure 6.3: SEM and optical images at different fabrication stages. (a) SEM image of the nano-gap, 
corresponding to the stage in Fig. 6.2(d-e). (b) SEM image of a completed device, using the Ti/Au gate 
only. Tilt-view SEM images showing (c) a broken Ti/Au metal line before and (d) a continuous metal film 
after the Ta sputtering along the mesa sidewall. (e) Optical image of the nano-gap. (f) Optical image of a 
completed device, with Ta sputtering to patch the broken Ti/Au along the mesa sidewall. 
Figure 6.4 shows the cross-sectional schematic to illustrate the composition of the 
quantum-well heterostructure and the JJ-FET device geometry. We fabricate two sets of devices. 
One set consists of short-channel JJ-FETs with 𝑊 = 4 µm and 𝐿𝐺 = 250 nm. The second set 
consists of long-channel MOSFETs with 𝑊 = 𝐿𝐺 = 100 µm. The fabrication process of the long-
channel MOSFET is very similar to that of the JJ-FETs, except we sputter 150 nm Ta as the gate 
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metal to prevent measurement probes from penetrating the gate metal and dielectric. We perform 
electrical measurement in either a dilution refrigerator at 𝑇 = 17 mK for the JJ-FETs, or probe 
station at 𝑇 = 77 K for the long-channel MOSFETs, respectively. 
 
Figure 6.4: Schematic of the JJ-FET, and the InAs quantum well heterostructure platform. 
6.3 JJ-FET 𝑰 − 𝑽 characteristics 
 
Figure 6.5: (a) SEM image of a completed JJ-FET device using the InAs quantum well heterostructure as 
channel. (b) 𝑑𝑉/𝑑𝐼 vs. 𝐼𝐵𝑖𝑎𝑠 and 𝑉𝐷𝐶  vs. 𝐼𝐵𝑖𝑎𝑠 measured at 𝑉𝐺  = 0 V, shown with red and blue lines and 
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corresponding to the left and right y-axes, respectively. The Andreev reflection 𝑑𝑉/𝑑𝐼  minima are 
indicated. (c) 𝐼𝐵𝑖𝑎𝑠 vs. 𝑉𝐷𝐶 at different 𝑉𝐺, where a larger 𝐼𝐶 corresponds to a larger 𝑉𝐺 value. Figure 6.5: 
continued.  
Figure 6.5(a) presents the SEM image of a completed JJ-FET with Ta sputtered to patch 
the broken Ti/Au along the mesa sidewall, whose source, drain and gate terminals are labeled, and 
the channel area is shaded in red. The JJ-FETs are probed with a standard low-frequency lock-in 
setup, by flowing a fixed 𝐼𝐵𝑖𝑎𝑠, and measuring the junction differential resistance (𝑑𝑉/𝑑𝐼) with a 
10 nA AC excitation current at 17 Hz, as well as the voltage drop (𝑉𝐷𝐶). Figure 6.5(b) presents the 
𝐼𝐵𝑖𝑎𝑠  dependence data of 𝑑𝑉/𝑑𝐼 and 𝑉𝐷𝐶 for a JJ-FET. In the 𝑑𝑉/𝑑𝐼 vs. 𝐼𝐵𝑖𝑎𝑠 data, we observe a 
superconducting region at lower 𝐼𝐵𝑖𝑎𝑠 , and a series of oscillations in the 𝑑𝑉/𝑑𝐼 values, which 
correspond to the subharmonic energy gap structure caused by multiple Andreev reflections 
showing 𝑑𝑉/𝑑𝐼 minima at 𝑉𝐷𝐶 = 2∆/𝑛 (𝑛 is a positive integer). The values of 𝑛 associated with 
the identified 𝑑𝑉/𝑑𝐼 minima are labeled. At each minimum, the channel charge gains an energy 
of 2𝑒∆ to directly inject into the superconductor after elastically scattered between the source and 
drain for 𝑛 times [153]. Figure 6.5(c) presents the 𝑉𝐷𝐶 − 𝐼𝐵𝑖𝑎𝑠 output characteristics at 𝑉𝐺 ranging 
from 0 to -0.8 V in a step size of -0.2 V, showing the n-type depletion mode behavior and a gate-
tunable 𝐼𝐶 . Figure 6.6(a) presents the 𝑑𝑉/𝑑𝐼 vs. 𝑉𝐷𝐶  data by combining the two traces in Fig. 
6.5(b), from which the 𝑉𝐷𝐶 values associated with the 𝑑𝑉/𝑑𝐼 minima can be directly extracted. 
The indices 𝑛 of these 𝑑𝑉/𝑑𝐼 minima are determined so that their corresponding 𝑉𝐷𝐶 values and 
1/𝑛 have a linear relation. Figure 6.6(b) shows the 𝑉𝐷𝐶 values corresponding to these minima vs. 
1/𝑛 data along with their linear fit, whose slope is 2∆ = 430 µV and thus allows us to determine 
the superconducting gap voltage of the epitaxial Al electrode ∆ =  215 µV [154, 155]. The 
measured ∆  value agrees with the BCS theory prediction of 1.76𝑘𝐵𝑇𝐶/𝑒 , given the critical 




Figure 6.6: (a) 𝑑𝑉/𝑑𝐼 vs. 𝑉𝐷𝐶 with 𝑛 associated with the observed 𝑑𝑉/𝑑𝐼 minima labeled. (b) The values 
of 𝑉𝐷𝐶 corresponding to the labeled 𝑑𝑉/𝑑𝐼 minima in panel (a) vs. 1/𝑛 and the linear fit.  
6.4 Self-consistent Poisson-Schrödinger simulation  
To better understand the band structure and carrier distribution in the heterostructure, we 
perform self-consistent Poisson-Schrödinger simulations using NextNano [156]. NextNano 
provides two numerical solvers nn3 and nn+ that are written in FORTRAN and C++, respectively. 
The latter is the successor of the former and provides a simpler syntax, faster convergence and 
better accuracy at temperatures of 3 K or lower. In this chapter, all numerical results presented are 
calculated using the nn+ solver and have been cross compared with those of nn3. Due to the lattice 
mismatch between the quantum well region and InP substrate, there is a biaxial strain in the former 
that can alter its band structures. NextNano is capable to calculate the biaxial strain and the strain-
induced band deformation for this two-dimensional planar geometry. Figure 6.7(a) summarizes 
the strain tensor components in the quantum well region assuming it being coherently strained to 
the InP substrate, which include the in-plane normal strain 𝑥𝑥, 𝑦𝑦, the out-of-plane normal strain 
𝑧𝑧, the shear strain 𝑥𝑦, 𝑦𝑧, 𝑥𝑧, along with the hydrostatic strain ℎ. The negative ℎ indicates 
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the biaxial strain is compressive in the quantum well region. Figure 6.7(b) presents the temperature 
dependence of the bandgaps in the quantum well region as well as the InP substrate, showing that 
the bandgaps under the compressive biaxial strain (dashed lines) are larger than those under zero 
strain (solid lines).  
 
Figure 6.7: (a) Strain profile in the quantum well region, with the materials in different regions labeled. (b) 
Bandgap vs. temperature for the quantum well region and the InP substrate. Solid and dashed lines present 
the unstrained and coherently strained data, respectively. 
Figure 6.8(a) shows the band diagrams and electron densities ( 𝑛𝑒 ) across the 
heterostructure at 𝑇 = 77 K and 𝑉𝐺 − 𝑉𝑇 = 70 mV, where a single electron subband is populated; 
𝑉𝑇 is the threshold voltage denoting the onset of populating the first electron subband. The solid 
and dashed lines present the data assuming material parameters at zero strain, or the quantum well 
region coherently strained to the InP substrate, respectively. The biaxial strain increases the 
bandgaps of the quantum well region as shown in Fig. 6.7(b) and weakens the electron confinement 
in the InAs well by reducing the conduction band offset between InAs and the In0.81Ga0.19As 




Figure 6.8: (a) Band diagrams and 𝑛𝑒  vs. position at 𝑇 = 77 K and 𝑉𝐺 − 𝑉𝑇 = 70 mV. The material 
corresponding to the different region is labeled. The solid (dashed) black lines show 𝐸𝐶 and 𝐸𝑉 for the 
unstrained (strained) heterostructure. The blue lines show 𝑛𝑒. (b) Band diagrams and 𝑛𝑒 vs. position at 𝑇 = 
77 K and 𝑉𝐺 − 𝑉𝑇 = 1.4 V. The total, and first three electron subbands 𝑛𝑒 values are shown with solid and 
dashed lines, respectively. 𝐸𝐹 is located at 0 eV in panels (a-b). (c) Total and individual layers 𝑛2𝐷 vs. 𝑉𝐺 
at 𝑇 = 77 K. (d) 𝑛2𝐷 for the first three electron subbands vs. 𝑉𝐺 at 𝑇 = 77 K (solid lines) and 𝑇 = 1 K 
(dashed lines). 
increase in EOT. We observe minor differences in the MOS electrostatics by including the change 
of band structures due to strain, and assume unstrained material parameters in the rest of the 
chapter. We also assume in our simulations that the Si donors are fully ionized, and surface 
accumulation in high indium content compounds, most notably observed in InAs, is ignored. 
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Figure 6.8(b) presents the band diagram, and 𝑛𝑒 at 𝑇 = 77 K and 𝑉𝐺 − 𝑉𝑇 = 1.4 V where multiple 
electron subbands are populated. The dashed lines show 𝑛𝑒 for the first three electron subbands, 
where we observe the population of the 2nd electron subband leads to a significant 𝑛𝑒 in the top 
In0.81Ga0.19As barrier. Figure 6.8(c) shows 𝑛2𝐷 , the volume integration of 𝑛𝑒  in the respective 
region, vs. 𝑉𝐺 in different layers and the entire heterostructure. We label regimes I, II or III if 
multiple, single or no electron subbands are occupied. Indeed, 𝑛2𝐷 in the top In0.81Ga0.19As layer 
increases rapidly to surpass that in the InAs layer in regime I as electrons populate the 2nd subband. 
This phenomenon is similar to the Si shell getting populated at a larger gate bias in the p-type 
Si0.5Ge0.5-Ge-Si core-double-shell nanowire MOSFET discussed in Section 4.6. Figure 6.8(d) 
summarizes the 𝑉𝐺 dependence of 𝑛2𝐷 in the first three electron subbands at 𝑇 = 77 K and 𝑇 = 
1 K, in solid and dashed lines, respectively. The two sets of data are almost identical except for a 
noticeable thermal smearing of the onsets of the electron subbands at 𝑇 = 77 K. 
6.5 𝑪 − 𝑽 and electron transport data of long-channel MOSFETs and JJ-FETs 
Next, we compare the simulated and experimental 𝐶 − 𝑉 data to probe the oxide/channel 
interface quality. Figure 6.9(a) presents the measured 𝐶 − 𝑉𝐺 data of a long-channel MOSFET 
acquired with source and drain connected as ground, and a coupling AC signal of 100 Hz applied 
at the gate. We assign different 𝑉𝐺 regimes as labeled, and separated by dashed lines. Regime IV 
is associated with holes responding to the small signal. Although the 𝐶 − 𝑉 data indicates hole 
accumulation at negative 𝑉𝐺, we do not consider hole transport because the epitaxial Al contact 
favors the electron injection, and no super current exists at that negative 𝑉𝐺. A kink in the 𝐶 value 
is observed at 𝑉𝐺 ≈ -0.2 V, which is associated with the onset of electrons populating the top 
In0.81Ga0.19As barrier, resulting in an EOT reduction when the device enters regime I from regime 
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II. Figure 6.9(a) inset shows the equivalent circuit under measurement, where 𝐶𝑜𝑥, 𝐶𝑠 and 𝐶𝑖𝑡 are 
the oxide, semiconductor and interface trap capacitance, respectively; 𝐶𝑖𝑡 = 𝑒
2𝐷𝑖𝑡, where 𝐷𝑖𝑡 is 
the interface trap state density. Figure 6.9(b) shows the experimental 𝐶 − 𝑉𝐺, and the simulated 
𝐶𝑠𝑖𝑚 − 𝑉𝐺 data calculated as 𝐶𝑠𝑖𝑚 = 𝑒 ∙
𝑑𝑛2𝐷
𝑑𝑉𝐺
. The oxide capacitance 𝐶𝑜𝑥 = 0.69 µF/cm
2 (EOT = 5 
nm) is acquired from a separate capacitor device, and shown with a horizontal dashed line. The 
measured 𝐶 is higher than 𝐶𝑠𝑖𝑚 in regimes I and II, and suggests a notable 𝐷𝑖𝑡, while lower in 
regime IV due to the low hole injection efficiency from Al contacts and large channel resistance. 
Particularly noteworthy, the capacitance values remain finite in regime III where the channel 
charge is expected to be fully depleted. We note that both of our long-channel MOSFETs and JJ-
FETs have small on/off ratios and gradual transitions between the two states, to which we refer as 
the soft turn-off. Hence, the channel is still sufficiently conductive to allow electrons injected to 
fill the interface trap states in regime III. The insulating InP substrate hinders the direct 
characterization of MOS capacitors by employing, e.g. the low and high frequency or Terman 
method [157, 158] to decouple the DC and AC response from the interface trap states for 𝐷𝑖𝑡 
calculation. Instead, we estimate an average 𝐷𝑖𝑡 by first calculating a uniform distribution over 
energy that can accommodate 𝑉𝐺 ’s stretch-out from the valley to kink position between the 
simulated and experimental data, followed by verifying that the calculated 𝐶𝑖𝑡 in combination with 
𝐶𝑠𝑖𝑚 can match the measured 𝐶. The valley in the 𝐶 − 𝑉𝐺 experimental data corresponds to a 𝑉𝐺 
value at which 𝐸𝐹 is at mid-gap (𝐸𝑀𝐺) at the top In0.81Ga0.19As/Al2O3 interface [159, 160], while 
the kink marks the onset of the 2nd electron subband population in the simulation. The valley and 
kink positions are marked with arrows in Fig. 6.9(b). At the kink position, the simulated band 
diagram reveals 𝐸𝐹 ≈ 𝐸𝐶 at the interface between Al2O3 and the top In0.81Ga0.19As layer. Hence, 
we determine 𝐷𝑖𝑡 ≈ 𝑒
−2𝐶𝑜𝑥𝛿𝑉𝐺/0.5𝐸𝑔 = 6.5×10
12 eV-1∙cm-2; 𝐸𝑔 is the bandgap of In0.81Ga0.19As 
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and 𝛿𝑉𝐺 is 𝑉𝐺’s stretch-out induced by 𝐷𝑖𝑡. We then calculate a new set of 𝐶
′ − 𝑉𝐺
′  data based on 
the 𝐶𝑠𝑖𝑚 − 𝑉𝐺 data at each 𝑉𝐺 beyond the valley point 𝑉𝐺(valley) and the corresponding total 𝑛2𝐷, 
by applying the following equations derived using the equivalent circuit in Fig. 6.9(a) inset. For 









For 𝑉𝐺 > 𝑉𝑇, the values of 𝐶𝑠𝑖𝑚 and 𝑛2𝐷 are non-zero and: 
𝐶′ = 1/[𝐶𝑜𝑥













′  is calculated by Eq. (6.2) at 𝑉𝐺 = 𝑉𝑇 to account for the 𝐷𝑖𝑡-induced stretch-out. We note 
the above equations can be applied to any 𝐷𝑖𝑡  value, without referring to the simulated band 
diagrams. Alternatively, 𝑉𝐺
′  can be calculated at 𝑉𝐺 above or below 𝑉𝑇 using the simulated 𝐸𝐹 and 
𝐸𝑀𝐺  as follows:  
𝑉𝐺
′ = 𝑉𝐺 + (𝐸𝐹 − 𝐸𝑀𝐺)𝐶𝑖𝑡/𝑒𝐶𝑜𝑥 (6.5) 
Figure 6.9(c) compares the electron branches of the experimental 𝐶 − 𝑉𝐺 and the calculated 𝐶
′ −
𝑉𝐺
′  data according to Eqs. (6.1), (6.3) and (6.5) using 𝐷𝑖𝑡 = 6.5×10
12 eV-1∙cm-2. The 𝐶′ − 𝑉𝐺
′  data 
reproduces the stretch-out observed experimentally, and the 𝐶′ values agree quantitatively with 
the measurement in regime II and III. It is noteworthy that the 𝐶𝑠𝑖𝑚  values in regime II are 
approximately half of 𝐶𝑜𝑥  due to the quantum capacitance and spatial separation between the 
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oxide/channel interface and the centroid of the electron wave function. These effects add an extra 
5 nm to the EOT, thus setting its lower limit. 
 
Figure 6.9: (a) Experimental 𝐶 − 𝑉𝐺 data for a long-channel MOSFET at 𝑇 = 77 K. The inset shows the 
equivalent circuit of the measured device. (b) Comparison of the experimental 𝐶 − 𝑉𝐺 and the simulated 
𝐶𝑠𝑖𝑚 − 𝑉𝐺  data. The value of 𝐶𝑜𝑥  is marked with a horizontal dashed line. The black and cyan arrows 
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highlight the valley and kink positions, respectively. (c) Comparison of the experimental 𝐶 − 𝑉𝐺 , and the 
calculated 𝐶′ − 𝑉𝐺
′  data including contributions from a finite 𝐷𝑖𝑡 . (d) 𝐺𝑁  vs. 𝑉𝐺  data measured in long-
channel MOSFETs, and (e) JJ-FETs. The positions of 𝐺𝑘𝑖𝑛𝑘 , 𝑉𝑘𝑖𝑛𝑘 and 𝑉𝑇 are marked. (f) Contour plot 
showing the 𝑑𝑉/𝑑𝐼 vs. 𝐼𝐵𝑖𝑎𝑠 and 𝑉𝐺 for JJ-FET 1. Figure 6.9: continued. 
Next, we apply the 𝑉𝐺 regimes discussed above to interpret the electron transport data of 
long-channel MOSFETs and JJ-FETs. Figure 6.9(d) shows the channel conductance 𝐺𝑁 vs. 𝑉𝐺 
data acquired from two long-channel MOSFETs at a drain bias of 5 mV, where we also label three 
𝑉𝐺 regimes separated by vertical dashed lines. Noticeable kinks in the 𝐺𝑁 − 𝑉𝐺 data are marked 
with a horizontal dashed line. The 𝐺𝑁 value increases linearly with 𝑉𝐺 in regime II, and the linear 
fit of this section marks the boundary between regime I and II at 𝐺𝑁 = 𝐺𝑘𝑖𝑛𝑘 and 𝑉𝐺 = 𝑉𝑘𝑖𝑛𝑘. This 
transition is consistent with the electrostatics discussed in Fig. 6.8 as well as the 𝐶 − 𝑉𝐺  data, 
because the population of the 2nd electron subband leads to inter-subband scattering [161], and the 
associated electron transport in the top In0.81Ga0.19As layer is suppressed by the disordered 
oxide/channel interface. The other side of the linear fit intercepts 𝐺𝑁 = 0 at 𝑉𝐺 = 𝑉𝑇, marking the 
boundary between regime II and III. We notice the measured 𝐺𝑁 decreases gradually near 𝑉𝑇 and 
remains appreciable deep into regime III, in contrast to the well defined 𝑉𝑇 in the simulation data 
of Fig. 6.8(c-d). This device feature has been described as the soft turn-off, with the on/off ratio < 
50 and 𝑆𝑆 > 1 V/dec. The device subthreshold region is impacted by the large 𝐷𝑖𝑡 [162, 163], and 
possibly lattice defects in the heterostructure, which is revealed by the atomic force microscopy 
showing a surface RMS roughness of a few nm, suggesting the presence of strain-induced misfit 
dislocations that can give rise to significant leakage current [152, 164-166]. Figure 6.9(e) shows 
the 𝐺𝑁 vs. 𝑉𝐺 data of two JJ-FETs, acquired from the linear fits of normal regions in the 𝑉𝐷𝐶 −
𝐼𝐵𝑖𝑎𝑠 data. 𝐺𝑘𝑖𝑛𝑘 is marked with a horizontal dashed line. Similar to the long-channel MOSFETs, 
the JJ-FETs also have low on/off ratio and large 𝑆𝑆 due to the significant leakage current. Figure 
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6.9(f) presents the contour plot showing the 𝐼𝐵𝑖𝑎𝑠  and 𝑉𝐺 dependence data of 𝑑𝑉/𝑑𝐼 for JJ-FET 1, 
where the three 𝑉𝐺  regimes are labeled, and the boundaries between regime I/II and II/III are 
marked by its 𝑉𝑘𝑖𝑛𝑘 and 𝑉𝑇, respectively. Due to the absence of a clear linear 𝐺𝑁 vs. 𝑉𝐺  region for 
𝑉𝐺 < 𝑉𝑘𝑖𝑛𝑘 , we determine 𝑉𝑇  using the measured 𝑉𝑘𝑖𝑛𝑘  along with the calculated 𝑉𝐺  span in 
regime II, including the 𝐷𝑖𝑡 induced stretch-out as shown in Fig. 6.9(c). A superconducting region 
emerges at 𝑉𝐺 = -0.95 V and the critical current 𝐼𝐶 increases gradually as a function of gate bias  
up to 𝑉𝐺 = -0.7 V, while 𝑉0 ≡ 𝐼𝐶/𝐺𝑁 increases from 30 µV to 100 µV. The 𝐼𝐶 value shows a linear 
dependence on 𝑉𝐺 in the rest of regime II, from 𝑉𝐺 = -0.7 V to 𝑉𝑘𝑖𝑛𝑘, and is largely insensitive to 
𝑉𝐺  in regime I. The 𝑉𝐺  dependence of 𝐼𝐶  resembles that of 𝐺𝑁  for 𝑉𝐺 >  -0.7 V, where 𝑉0  is 
approximately constant at 100 µV. Figure 6.10(a-b) presents the 𝑉𝐺 dependence data of 𝐼𝐶 and 𝑉0 
for JJ-FET 1, with 𝑉𝐺 = -0.7 V and the boundary between regime I and II (𝑉𝑘𝑖𝑛𝑘 = -0.4 V) labeled 
with vertical dashed lines in both panels. The calculated 𝑉𝑇 = -1.35 V that marks the boundary 
between regime II and III is also labeled. In addition, the position of 𝑉0 = 100 µV is marked with 
a horizontal dashed line in Fig. 6.10(b).   
 
Figure 6.10: Experimental data showing (a) 𝐼𝐶 vs. 𝑉𝐺 and (b) 𝑉0 vs. 𝑉𝐺 for JJ-FET 1. 𝑉𝐺 = 𝑉𝑇, 𝑉𝐺 = -0.7 
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V and 𝑉𝐺 = 𝑉𝑘𝑖𝑛𝑘 are marked by vertical dashed lines in both panels. Figure 6.10: continued. 
6.6 Feasibility of JJ-FETs using the InAs quantum well heterostructure as channel 
for practical JJ-FET logic gates 
The remaining part of the chapter examines the implications of the previous findings on 
JJ-FET logic gates based on the InAs quantum well heterostructure. As discussed in Chapter 5, 
logic gates require signal restoration to be cascaded in order to perform complex functions, where 
the output (drain) of one JJ-FET directly drives the gate of another JJ-FET, whose 𝐼𝐶 thus needs 
to be sufficiently modulated with respect to 𝐼𝐵𝑖𝑎𝑠 for a switch. Figure 6.5(c) suggests that 𝑉𝐷𝐶 will 
be of the order of 𝑉0 if 𝐼𝐵𝑖𝑎𝑠 is comparable to 𝐼𝐶. Hence, the gain factor 𝛼𝑅 = 𝛽𝑉0/𝐼𝐶 =  𝛽/𝐺𝑁 
defined in Section 5.4, which represents the relative change in 𝐼𝐶 corresponding to a gate swing of 
𝑉0, is still a valid indicator to determine if a JJ-FET logic gate built with the fabricated device can 
achieve signal restoration. An 𝛼𝑅 value close to unity requires the JJ-FET to operate at a small 
𝑉𝐺 − 𝑉𝑇 ~ ∆, a range where the electrons populate only one subband. Operating in regime II 
benefits the ballistic transport of electrons, thanks to the isolation from the In0.81Ga0.19As/Al2O3 
interface and the absence of inter-subband scattering. Recalling the lower limit of EOT set by the 
heterostructure, 𝜉0 needs to exceed a realistic 𝐿𝐺  under both constraints of EOT and 𝑉𝐺 − 𝑉𝑇. With 
𝑉𝐺 − 𝑉𝑇 = ∆, the coherence has a 𝜉0 ∝ 1/√∆ dependence on the superconductor gap voltage. 
Figure 6.11 presents the ∆ dependence data of 𝜉0 calculated using Eq. (5.21) with EOT = 5 nm and 
𝑚∗ = 0.023𝑚0  for InAs. The values of ∆  and 𝜉0  for Al and Nb are marked by vertical and 
horizontal dashed lines, respectively. The 𝜉0 values are approximately 40 nm for Al, and 15 nm 
for Nb, which exceed the minimum feature size of the state-of-art nano-fabrication techniques and 




Figure 6.11: 𝜉0 vs. Δ, calculated using Eq. (5.21) with 𝑉𝐺 − 𝑉𝑇 = ∆, EOT = 5 nm and 𝑚
∗ = 0.023𝑚0. 
Departures from the short ballistic JJ-FET operation impacts the signal restoration of JJ-
FET logic gates. Figure 6.12(a) summarizes the 𝑉𝐺 − 𝑉𝑇  dependence of the ideal 𝛼𝑅  values 
calculated using Eq. (5.15) with 𝑉0 = 𝜋∆= 675 µV, along with the experimental 𝛼𝑅 calculated 
with 𝛽/𝐺𝑁  directly using the measured values of 𝛽  and 𝐺𝑁  for JJ-FET 1. In the Fig. 6.12(a) 
comparison we use 𝑉𝑇 = -1.35 V as determined earlier. We notice the experimental values of 𝛼𝑅 
are smaller compared to the calculations, and saturate below 0.2%. These differences stem from a 
𝑉0 experimental value of 30 - 100 µV, much smaller than the ideal value 675 µV, and the 𝑉𝐺 
dependence of 𝐼𝐶 and 𝐺𝑁 substantially deviating from that expected for JJ-FETs operating in the 
short ballistic regime particularly close to threshold, due to the larger 𝐿𝐺  and imperfections of the 
fabricated device. The key requirement for Eq. (5.15) to be valid, and the value of 𝛼𝑅 close to unity 
is the JJ-FET has a well defined 𝑉𝑇 and a precise gate modulation of channel charge at a small 
𝑉𝐺 − 𝑉𝑇 ~ ∆. However, in presence of a large density of interface trap states, these conditions do 
not hold and the 𝐼𝐶 dependence on 𝑉𝐺 is significantly reduced. In fact, our JJ-FETs have 𝐼𝐶 = 0 in 
the near threshold region where a significant 𝛼𝑅 value is expected, because scattering from the 
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interface trap states and defects can suppress 𝐼𝐶 [167]. Figure 6.12(b) presents the 𝑉𝐷𝐶  vs. 𝑉𝐺 data 
at various 𝐼𝐵𝑖𝑎𝑠 for the same JJ-FET, which can be viewed as a set of voltage transfer curves of a 
JJ-FET inverter. Although the logic function NOT is fulfilled in this example, practical JJ-FET 
logic gates cannot be realized with the fabricated devices due to the small 𝛼𝑅 and thus low gain. 
Moreover, there is a mismatch of the logic voltage level between the input and output. Logic ‘0’ 
of the output 𝑉𝐷𝐶 always has a perfect 0 V value thanks to the superconductivity, while that of the 
input 𝑉𝐺 depends on 𝑉𝑇 and 𝐼𝐵𝑖𝑎𝑠. 
 
Figure 6.12: (a) Experimental JJ-FET gain factor 𝛼𝑅  vs. 𝑉𝐺 − 𝑉𝑇  (symbols), along with the theoretical 
values (solid line) expected in the short ballistic regime. (b) 𝑉𝐷𝐶 vs. 𝑉𝐺 at different 𝐼𝐵𝑖𝑎𝑠. The trace with 
𝑉𝐷𝐶 switching between zero and finite value at a larger 𝑉𝐺 corresponds to a larger 𝐼𝐵𝑖𝑎𝑠. 
On the other hand, we anticipate the JJ-FETs can operate in the short ballistic regime if a 
short 𝐿𝐺  as well as very low 𝐷𝑖𝑡, and lattice defect density are achieved. In these conditions, it 
becomes realistic to design and implement practical logic devices using this InAs quantum well 
heterostructure. As discussed in Chapter 5, designing the biasing point of JJ-FET logic gates 
translates into identifying the combination of 𝐼𝐵𝑖𝑎𝑠 and 𝑉𝐺 − 𝑉𝑇 that leads to same input/output 
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swing magnitude, and consequently signal restoration. The logic voltage level mismatch between 
the input and output can be eliminated by tuning the Si 𝛿 -doping level and using gate-stack 
engineering to adjust 𝑉𝑇. 
6.7 Summary 
We fabricate JJ-FETs with scaled down Al2O3 as gate oxide based on the epitaxial Al-InAs 
heterostructure platform, and characterize the 𝑉𝐺  dependence of 𝐼𝐶 , 𝐺𝑁  and 𝑉0 . We observe 
different 𝑉𝐺 regimes in the proximity effect measurements of the JJ-FETs, which are also revealed 
in the 𝐶 − 𝑉, 𝐼 − 𝑉 characterizations of long-channel MOSFETs sharing the same platform. Self-
consistent Poisson-Schrödinger simulations allow us to identify different 𝑉𝐺  regimes as the 
electrons populating one or more electron subbands in the InAs well and the top In0.81Ga0.19As 
barrier. We also evaluate the potential of JJ-FETs using this heterostructure as channel for logic 
applications, and confirm its feasibility to operate in the short ballistic regime with signal 
restoration. We find that the smaller 𝑉0, and reduced gate control of 𝐼𝐶 and 𝐺𝑁 due to interface 
traps and static disorder can adversely impact the signal restoration of JJ-FET logic gates expected 
in the short ballistic operation. We expect that a shorter 𝐿𝐺  combined with a high oxide/channel 
interface quality and low crystal defect density can mitigate these issues and lead to practical JJ-




Chapter 7 : Summary and Future Work 
7.1 Thesis summary 
Semiconductor nanowires are recognized as the potential candidate for the ultimate CMOS 
scaling, since they allow a GAA geometry for the best gate electrostatic control over the channel. 
Furthermore, thanks to the ability to fabricate radial nanowire heterostructures, namely core-
(multi-)shell nanowires, a simultaneous quantum confinement and mobility enhancement of 
carriers in the core or shell regions can be realized. Engineering novel radial nanowire 
heterostructures as high-performance, ultra-scaled MOSFET channels requires a fundamental 
understanding of the heterostructure and an exquisite control of the fabrication process. On the 
other hand, for logic device applications at cryogenic temperatures, superconducting electronics 
are attractive thanks to its fast speed, low power and lossless signal transmission. Among them, 
JJ-FETs can provide excellent isolation between the input and output, have abrupt switching and 
small time constant, and share design similarities with standard MOSFETs to benefit from the 
state-of-the-art nano-fabrication techniques. In the first part of this thesis (Chapters 2, 3 and 4), we 
demonstrate a set of techniques to characterize the structural and electrical properties of radial 
nanowire heterostructures. These heterostructures combine strain engineering at nanoscale for 
mobility enhancement as well as a reduced dimensionality. We study in detail the nanowire 
morphology, strain distribution, band structures and carrier transport using TEM imaging, Raman 
spectroscopy, finite element modeling, and electrical measurements of nanowire MOSFETs. In 
the second part of the thesis (Chapters 5 and 6), we carry out a combined effort to theoretically 
justify and experimentally demonstrate the feasibility of JJ-FETs as building blocks for logic 
device applications. We develop a compact model of JJ-FETs operating in the short ballistic 
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regime that allows us to perform logic circuit simulation, and fabricate JJ-FETs based on the InAs 
quantum well heterostructure platform to show the actual device operation.  
In Chapter 1, we introduce the technological advancements in the physical dimension 
scaling and the performance improvement at cryogenic operation temperatures of MOSFETs. We 
discuss the advantage of GAA MOSFETs using nanowires, particularly Si-Ge based radial 
nanowire heterostructures as channel. In addition, we introduce JJ and JJ-FET based 
superconducting electronics for logic device applications at cryogenic temperatures.  
In Chapter 2, we present the VLS core growth, CVD shell growth, and structural analysis 
techniques for Si-Ge based core-(multi-)shell nanowires. We show that the elastic strain in core-
(multi-)shell nanowires due to the lattice mismatch between the core and shell(s) depends on the 
nanowire diameter, shell thickness, SixGe1-x alloy composition, and most interestingly the shell 
morphology. We perform TEM imaging to analyze the shell morphology of Ge-SixGe1-x and Si-
SixGe1-x core-shell nanowires, revealing that while the core grown via VLS is largely cylindrical, 
the shell grown by CVD is faceted. The TEM data reveals that Ge-SixGe1-x core-shell nanowires 
grow along <111> crystal direction and are terminated by six {112} planes, and Si-SixGe1-x core-
shell nanowires grow along either <110> or <112> direction and are terminated by {111}, {110}, 
and {113} planes, depending on the growth direction. Using the continuum elasticity model, we 
perform FEM simulations taking inputs from the experimental morphology to calculate the strain 
distributions in all three types of nanowires, showing compressive/tensile strain in the Ge/Si core. 
The strain coupled with lattice dynamic theory allows us to calculate the shifted optical phonon 
modes under strain in the core regions, which show good agreement with experimental values 
probed by Raman spectroscopy.  
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In Chapter 3, we report a highly strained Si layer coherently grown on SixGe1-x nanowire 
substrates, perform comprehensive structural analysis, and demonstrate enhanced 𝜇𝑒 in MOSFETs 
using this nanowire as channel. We use Raman spectroscopy to probe the strain-induced shift of 
optical phonon frequencies in both core and shell regions, showing excellent agreement between 
the experimental data and calculations using the strain simulated from a continuum elasticity 
model coupled with lattice dynamic theory. We also perform a scaling study of n-type MOSFETs 
with highly doped source and drain using SixGe1-x-Si core-shell nanowires as channel, and show 
that the tensile strain in the Si shell could lead to a 40% 𝜇𝑒 enhancement compared to bare Si 
nanowire MOSFETs. 
In Chapter 4, we demonstrate the SixGe1-x-Ge-Si core-double-shell strained nanowire 
heterostructure, which is designed such that in gated structures, holes populate the Ge shell, and 
electrons populate the Si shell. The combination of compressive strain in the Ge shell, and tensile 
strain in the Si shell leads to a mobility enhancement for both electrons and holes. We find an 
astounding enhancement of 500% for 𝜇ℎ in the Ge shell than the Si counterpart, allowing us to 
extract 𝛥𝐸𝑉 in the two shells from the decoupled hole transport. We also study the impact of the 
Si and Ge shell thickness on the carrier transport to shed light on the optimization of the 
heterostructure for high-performance CMOS devices with symmetric electron and hole mobility.  
In Chapter 5, we develop a compact model for JJ-FET circuit simulations and demonstrate 
its feasibility for logic and memory applications, assuming the JJ-FET operating in the short 
ballistic regime. We calculate the DC operation point for signal restoration and perform transient 
analysis to simulate the dynamic behavior of JJ-FETs. We find the output of the JJ-FET logic gate 
depends on the fan-out due to device hysteresis, distinct from the CMOS logic gate. We show that 
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this issue can be resolved if a dynamic logic gate with global clock is applied.  
In Chapter 6, we experimentally demonstrate the operation of JJ-FETs using the InAs 
quantum well heterostructure as channel. We investigate the 𝑉𝐺  dependence of 𝐼𝐶 , 𝐺𝑁 , 𝑉0  and 
observe different 𝑉𝐺  regimes. We also perform 𝐼 − 𝑉 , 𝐶 − 𝑉  measurements of long-channel 
MOSFETs as control devices and self-consistent Poisson-Schrödinger simulations, which allow 
us to identify the different 𝑉𝐺 regimes as electrons populating one or more electron subbands. We 
also discuss the discrepancy between ideal short ballistic JJ-FETs and the fabricated devices, and 
analyze how non-ideal JJ-FETs affect the realization of practical JJ-FET logic gates. 
In Chapter 7, we conclude the thesis and suggest recommendations for future researches 
related to the implementation of practical JJ-FET logic devices.   
7.2 Ongoing project and outlook on future work 
In this thesis, we investigate the Si-Ge based radial nanowire heterostructure as candidate 
for the ultimate CMOS scaling. Future research can be performed to explore approaches for mass 
fabrication of these nanowire heterostructures through a scalable top-down approach instead of the 
bottom-up VLS synthesis. Alternatively, it is also worthy to research on techniques that allow a 
precise positioning of semiconductor nanowires prepared via VLS growth or other methods on the 
wafer scale. Potential pathways include applying a well-controlled post-growth transfer, and 
developing a method that can lead to an accurately guided growth, etc. We also fabricate JJ-FETs 
based on the InAs quantum well heterostructure platform, aimed to implement JJ-FET Boolean 
logic applications. Unfortunately, they fail to deliver the expected functionality as building blocks 
for practical logic devices, due to the poor oxide/channel interface and low crystal quality. Efforts 
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can be made in the future to develop a new MBE growth recipe that yields high crystal quality, as 
well as effective passivation techniques to decrease the interface trap density.  
On the other hand, JJ-FETs using the Si platform can be explored, which is known for 
providing high quality oxide as well as oxide/semiconductor interface, and directly compatible to 
the standard Si CMOS technology. We have taken steps to develop process flow for Si-based JJ-
FETs, and demonstrated planar JJs on phosphorus doped epitaxial Si films. We start with an 
intrinsic Si(100) substrate, followed by growing a Si epi-layer highly doped with phosphorus in 
our cold-wall CVD used for nanowire synthesis. The P-doped Si layer forms an Ohmic contact 
with the superconductor electrode and allows coherent Cooper pair transport. Prior to loading the 
Si substrate, the native oxide is removed by a wet etch of 1 min in 1: 80 diluted HF. Table 7.1 
summarizes the growth conditions of the three P-doped Si CVD growths we examine in detail, 
where the growth names are the same as those in our growth catalog. We use PH3 as precursor to 
introduce phosphorus dopants in the Si epi-layer, diluted in He at a ~ppm level. We adjust the 
precursor flow rate of SiH4 and the flow rate ratio of SiH4 over PH3 to identify whether the CVD 
growth is temperature or mass transport limited, and if the doping concentration can be tuned. We 
use transfer length measurement (TLM) coupled with time-of-fight secondary ion mass 
spectrometry (ToF-SIMS) to determine the Si epi-layer thickness and the phosphorus doping level. 
TLM provides the P-doped Si layer sheet resistance 𝑅𝑆  and ToF-SIMS determines the layer 
thickness 𝑡, allowing us to calculate the layer resistivity 𝜌 = 𝑅𝑆 ∙ 𝑡 and thus the doping level. The 
TLM device consists of a sequence of 150 μm × 80 μm Ni pads with different spacings (𝐿) between 
their long edges, with 𝐿 < 15 μm to minimize the effect of current spreading between adjacent 
pads during 𝐼 − 𝑉 measurements. The device fabrication process includes one EBL, one electron 
beam evaporation of 80 nm Ni and metal lift-off. Figure 7.1(a-d) presents the of 𝐿 dependence data 
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of the two-point resistance between two adjacent Ni pads (𝑅2𝑃𝑇) for TLM devices fabricated on 
the intrinsic Si substrate [panel (a)], NW247 [panel (b)], NW256 [panel (c)] and NW247 [panel 
(d)], respectively, along with their linear fits in panels (b-d). Figure 7.1(a) shows that 𝑅2𝑃𝑇 does 
not scale with 𝐿 for TLM devices on the intrinsic Si substrate, indicating a large Schottky barrier 
between Ni and Si, and 𝑅2𝑃𝑇 is dominated by 𝑅𝐶 . On the other hand, 𝑅2𝑃𝑇 exhibits a clear linear 
relation with 𝐿 in Fig. 7.1(b-d), and allows us to extract 𝑅𝑆  and 𝑅𝐶  from the slope and y-axis 
intersection of the linear fit for the 𝑅2𝑃𝑇 vs. 𝐿 data. The extracted 𝑅𝑆 and 𝑅𝐶 of the TLM devices 
fabricated on the three growths are summarized in Table 7.2. The intrinsic Si wafer has a labeled 
𝜌 of 1500 - 3000 Ω∙cm and a substrate thickness 𝑡 = 375 µm that can contribute to the electrical 
conduction, corresponding to 𝑅𝑆 = 𝜌/𝑡 = 40 - 80 kΩ/sq ≫ the measured 𝑅𝑆 of the three growths. 
Consequently, we assume only the surface P-doped Si layer is responsible for the electron 
conduction in TLM devices fabricated on the three growths. We perform ToF-SIMS on samples 
of the three growths to determine 𝑡 of the Si epi-layer. ToF-SIMS involves a fast sputtering to dig 
into the sample and a slow sputtering to knock out the surface atoms for analysis, leaving a crater 
size of about 100 μm × 100 μm as the analysis area. The flight time between the sample and 
detector of these knocked-out atoms is determined by their mass, and serves as the signature to 
distinguish different types of atoms. Theoretically ToF-SIMS itself can identify both the doping 
level and layer thickness simultaneously, however, it needs a P-doped Si substrate with an exactly 
known doping level for calibration. Figure 7.2(a-c) presents the SIMS data showing the counts of 
phosphorus and oxygen atoms vs. the depth of the sputtered crater for the three growths, shown 
with red and blue lines, respectively. The oxygen counts data has a small hump near the surface 
peak and marks the interface between the intrinsic Si substrate and the P-doped epi-layer, due to 
residual SiO2 on the Si substrate surface before CVD growths, allowing us to determine 𝑡 of the 
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epi-layer. We calculate 𝜌 of the Si epi-layer using the measured 𝑅𝑆 and 𝑡, and then convert it to 
the corresponding phosphorus doping concentration [168]. 𝑡 , 𝜌  and the phosphorus doping 
concentration of the Si epi-layers for the three growths are summarized in Table 7.2. The data 
shows the CVD growth rate is limited by mass transport, because a higher SiH4 flow rate leads to 
a larger 𝑡. In addition, increasing the flow rate ratio of PH3 over SiH4 does not yield a higher 
phosphorus doping concentration, due to the limit imposed by the solid solubility of phosphorus 
in Si at the CVD growth temperature. Figure 7.3 presents the temperature dependence data of the 
solid solubility of common dopants in Si, which indeed suggests an upper limit of the phosphorus 
doping concentration in the low 1019 cm-3 range at  𝑇 <  500 °C [169]. Alternatively, ion 
implantation of phosphorus into the Si substrate can be applied for a more precise control over the 
doping level and junction depth.  
Table 7.1: CVD growth conditions of three P-doped epitaxial Si film growths 
Growth 
name 
SiH4 gas flow 
(s.c.c.m.) 








NW247 60 50 75 485 60 
NW256 40 100 98 480 60 
NW257 15 100 81 480 60 
Table 7.2: 𝑅𝐶  and 𝑅𝑆  of the TLM devices, along with 𝑡 , 𝜌  and the phosphorus doping 











level (1019 cm-3) 
NW247 0.87 0.93 50 4.7 1.3 
NW256 1.2 1.4 25 3.5 1.9 




Figure 7.1: 𝑅2𝑃𝑇 vs. 𝐿 for TLM devices fabricated on (a) the intrinsic Si substrate and (b-d) the three P-
doped Si growths NW247, NW256 and NW257, respectively.  
 
Figure 7.2: SIMS data of the phosphorus (red line) and oxygen (blue line) atom counts vs. the sputtered 
crater depth, corresponding to the left and right y-axes in log scale for the three P-doped Si CVD growths 
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(a) NW247, (b) NW256 and (c) NW257, respectively. The left and right y-axis labels in panels (a) and (c) 
apply to panels (a-c). The position corresponding to the Si epi-layer thickness is marked with a vertical 
dashed line in each panel. Figure 7.2: continued. 
 
Figure 7.3: Solid solubility of common dopants in Si. (Figure adapted from Ref. [169]) 
Figure 7.4 uses schematics to illustrate our fabrication process of Si-based JJ-FETs. We 
first disperse nanowires (any type of the nanowires studied in this thesis) onto the Si substrate with 
a P-doped epi-layer, and deposit 20 nm of Al using MBE [panels (a-b)]. The Si native oxide has 
to be removed prior to the Al deposition, which can be realized by in-situ hydrogen milling in the 
MBE system or ex-situ HF etching (15 sec in 1:80 HF diluted in DI water). Nanowires are detached 
by sonicating the substrate in DI water for 10 min, leaving nano-gaps in the Al film [panel (c)]. 
The thickness of the Al film needs to be chosen carefully, because a too thin Al film (< 15 nm) 
gets oxidized easily during the process particularly at the ALD stage where the sample is heated 
up and exposed to air, while a too thick Al film (> 30 nm) will cover the nanowire to prevent it 
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from being sonicated off the substrate. We then perform the 1st EBL, followed by the wet etch of 
Al and RIE etch of ~60 nm Si to define the contour of JJ-FETs for the isolation of individual 
devices [panels (d-e)]. The Al etching process has been detailed in Section 6.2 and the RIE is 
performed in the etcher model Plasma Therm 2, with HBr/Cl2 plasma using a gas flow of 25.4/4 
sccm at 28 mTorr. The RIE has two steps, consisting of 400 V power for 15 sec to remove the Si 
native oxide followed by 275 V power for 30 sec to etch Si (DC power mode). We then deposit 
10/70 nm Ti/Au on source and drain regions to promote the wire bonding and probing through the 
2nd EBL, electron beam evaporation and lift-off [panel (f)]. A conformal gate oxide of 10 nm Al2O3 
is then deposited using plasma enhanced ALD of 100 cycles at 250 °C, followed by the 10/70 nm 
Ti/Au gate contact patterned using the 3rd EBL, electron beam evaporation and lift-off [panels (g-
h)]. Finally, the Au surface of the source/drain metals is exposed with EBL followed by the 
removal of ALD oxide in diluted HF (optional and usually not executed as explained in Section 
6.2). All EBL steps use PMMA A6 resist as detailed in Section 3.7, which is thick enough to avoid 
a complete etch through of unexposed regions during the RIE stage. The most challenging part of 
the fabrication process is the removal of the Si native oxide prior to Al metallization and the Al 
deposition itself. The process we have developed for the Si-based JJ-FETs cannot guarantee a 
transparent Al/semiconductor interface as the JJ-FETs based on the InAs quantum well 
heterostructure discussed in Chapter 6. Partial removal of the native oxide or oxide regrowth 
during the substrate loading, and impurity contamination in the Al deposition stage will result in a 
barrier at the Al/Si interface and impede the coherent transport of Cooper pairs. 
We fabricate and measure two sets of Si-based JJ-FETs on growth NW247, using both the 
in-situ hydrogen milling in the MBE system and ex-situ HF etching approach to remove the Si 




Figure 7.4: Process flow to fabricate Si-based JJ-FETs. (a) Disperse nanowires onto the Si substrate. (b) 
Deposit Al film in an MBE system using nanowires as shadow mask after the removal of Si native oxide. 
(c) Sonicate nanowires off the substrate in DI water, leaving nano-gaps on the substrate. (d) Spin on PMMA, 
followed by EBL, wet etch and RIE to form the device contours for isolation. (e) Strip PMMA in acetone. 
(f) Perform EBL, Ti/Au deposition through electron beam evaporation and lift-off on source and drain 
regions. (g) Deposit Al2O3 as gate dielectric using ALD. (h) Perform EBL, Ti/Au electron beam evaporation 
and lift-off to define the gate contact. (i) Perform EBL and selectively etch the oxide film to expose the Au 
area (optional). 
JJ-FET fabricated with the ex-situ HF etching method, where the core region of the device is 
highlighted by a circle whose zoom-in version is presented in Fig. 7.5(b), with the three terminals 
labeled. In Figure 7.5(b), we see edges on the Si substrate near Al (highlighted by dashed lines and 
an arrow), because for this particular device the EBL mask we use for the Si RIE has the same 
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shape but smaller than that for the Al wet etch. The HBr/Cl2 plasma sometimes undercuts the Al 
under PMMA and potentially damages the channel if the same mask is used for both the Al wet 
etch and Si RIE. Although this encroachment of Al does not always happen during the Si RIE 
stage, for safety we usually leave a margin of 1 - 2 µm between the outlines of the EBL masks for 
Al and Si etching. Figure 7.5(c) shows the SEM image of a nano-gap defined by the nanowire 
shadow mask, corresponding to the device fabrication stage presented in Fig. 7.4(e). 𝐿𝐺  defined 
using this technique usually leads to a value smaller than 50 nm, far below the minimum feature 
size of ~200 nm that can be realized in our EBL system using PMMA as resist.   
 
Figure 7.5: Imaging of Si-based JJ-FETs, using ex-situ diluted HF etching to remove the Si native oxide 
prior to the MBE Al deposition. (a) Optical image of a completed device. (b) Zoom-in version of panel (a), 
corresponding to the circled region. (c) SEM image of the nano-gap. 
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 Next, we discuss the charge transport properties of our Si-based JJ-FETs. Figure 7.6(a) 
presents the 𝐼𝐵𝑖𝑎𝑠 dependence data of 𝑑𝑉/𝑑𝐼 for a Si-based JJ-FET whose native SiO2 is removed 
using a non-optimized in-situ hydrogen milling recipe, acquired at 𝑇 = 17 mK, 1 K and 2 K, 
respectively. Although the shape of 𝑑𝑉/𝑑𝐼  data shows a strong temperature dependence and 
becomes flat at 𝑇 > 𝑇𝐶 to suggest the superconductivity of Al contacts, the device is very resistive 
in the mid kΩ range that is much larger than the value predicted by 𝑅𝑆 of growth NW247, and does 
not show any proximity effect due to Cooper pairs breaking to quasiparticles at the Al/Si interface. 
The device is effectively a series of two tunneling junctions instead of a JJ. We therefore conclude 
that the device suffers from a bad Al-to-Si contact, and the 𝑑𝑉/𝑑𝐼 value is dominated by a large 
𝑅𝐶. Figure 7.6(b) shows the SEM image of the nano-gap corresponding to the device fabrication 
stage presented in Fig. 7.4(e), where we notice significant damages on the Si surface due to non-
optimized hydrogen milling process.  
 
Figure 7.6: (a) 𝑑𝑉/𝑑𝐼 vs. 𝐼𝐵𝑖𝑎𝑠 data of a failed Si-based JJ-FET, using in-situ hydrogen milling to remove 
the Si native oxide prior to Al deposition. (b) SEM image of the nano-gap, showing Si surface damages. 
Figure 7.7 shows the electrical measurement data acquired in the dilution refrigerator, for 
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a Si-based JJ-FET fabricated with the ex-situ HF etching method to remove the native SiO2 prior 
to Al deposition. This device does not show any gate modulation over the channel, so no 𝑉𝐺 
dependence data will be discussed. Figure 7.7(a) shows the 𝐼𝐵𝑖𝑎𝑠 dependence data of 𝑑𝑉/𝑑𝐼 and 
𝑉𝐷𝐶 at 𝑇 = 17 mK, presenting two abrupt transitions at 𝐼𝐵𝑖𝑎𝑠 = 55 and 67 µA. We have 𝑅𝑁 = 14 
Ω for the 1st switching of smaller 𝐼𝐶, corresponding to an 𝐼𝐶𝑅𝑁 product of 770 µV, which is too 
large for a JJ with Al contacts. Its largest possible value in the short ballistic limit is only 675 µV 
as discussed in Section 6.6. We also note that the 1st switching is unlikely due to 𝐼𝐵𝑖𝑎𝑠 exceeding 
the maximum Cooper pair current that can be carried by the 20 nm Al layer, which has a critical 
current density > 0.1 A/µm2 [170]. Figure 7.7(b) presents the perpendicular magnetic field (𝐵𝑍) 
dependence data of 𝑑𝑉/𝑑𝐼 at 𝑇 = 17 mK, with 𝐵𝑍 ranging from 0 to 2 T in log scale. We observe 
an abrupt transition between the superconducting and resistive state for the 1st switching, with a 
critical perpendicular magnetic field (𝐵𝐶) of ~35 mT that is close to the typical value of an Al thin 
film. However, the 2nd switching is not abrupt, where 𝑑𝑉/𝑑𝐼  increases gradually against 𝐵𝑍 
without a noticeable 𝐵𝐶. Figure 7.7(c) shows the 𝐼𝐵𝑖𝑎𝑠 dependence data of 𝑑𝑉/𝑑𝐼 at 𝑇 = 1.5 K, 𝐼𝐶 
of the 1st switching disappears and therefore the device becomes resistive at zero 𝐼𝐵𝑖𝑎𝑠, while 𝐼𝐶 of 
the 2nd switching is still considerable at 61 µA. Our MBE Al film usually has 𝑇𝐶 = 1.4 K, which 
can explain the disappearance of the 1st switching and suggest that the 2nd switching originates 
from a material with higher 𝑇𝐶 in the device. Figure 7.7(d) presents the contour plot showing the 
𝐼𝐵𝑖𝑎𝑠 and 𝐵𝑍 dependence data of 𝑉𝐷𝐶 at 𝑇 = 17 mK, revealing distinct behaviors between the two 
switching. 𝐼𝐶 of the 1
st switching decreases rapidly and the transition becomes less abrupt as 𝐵𝑍 
increases, while 𝐼𝐶 of the 2
nd switch is insensitive to 𝐵𝑍 in this range. Figure 7.7 data indicates that 
the measured device consists of two JJs connected in series, with one JJ having a larger 𝐼𝐶, 𝐵𝐶 and 
𝑇𝐶 than the other. Figure 7.8(a) presents the 𝐵𝑍 dependence data of 𝑑𝑉/𝑑𝐼 same as that shown in 
180 
 
Fig. 7.7(b) but with 𝐵𝑍 in linear scale, showing that the 2
nd switching adds an extra 9 Ω at 𝐵𝑍 = 
1.25 T. We measure multiple devices on the same chip and observe similar behaviors. Particularly 
noteworthy, very thin Al film of a few monolayers has a higher 𝑇𝐶 and 𝐵𝐶 than thicker or bulk Al 
[171], and Al-Si alloy prepared with rapidly quenched solidification with a Si ratio of 30% has an 
enhanced 𝑇𝐶 = 6.2 K [172]. Figure 7.8(b) presents the room temperature 𝐼 − 𝑉 characteristics of 
the same device discussed above before and after cooling and measurements in the dilution 
refrigerator, showing a reduced resistance from 1.4 kΩ to 64 Ω. The resistance of 1.4 kΩ is smaller 
than that of the device discussed in Fig. 7.6, but still much larger compared to the value calculated 
using 𝑅𝑆 and a 𝑊/𝐿 ratio of 80 (4 µm/50 nm), ~10 Ω, indicating a significant barrier at the Al/Si 
interface after the MBE deposition. Although the examination of the device with SEM after the 
measurement [(Fig. 7.9(b)] reveals no obvious change or damage compared to its as-fabricated 
form [(Fig. 7.9(a)], we believe electro-migration or diffusion of Al into the Si nano-gap occurs 
during the measurement, and results in a section of ultra-thin Al or Al-Si alloy with enhanced 𝑇𝐶 
and 𝐵𝐶. The Al electro-migration and diffusion can be caused by the electrostatic discharge (ESD) 
during the cooling process in the dilution refrigerator, as we have the experience where the gates 
of multiple devices become leaky after cooling. The junction itself can be a continuous new 
superconductor, it is also possible that the new superconductor intermixes with the P-doped Si in 
the junction and induces proximity effect. The absence of a Fraunhofer pattern in Fig. 7.7(d) 
precludes the possibility of the Si superconductivity proximitized by the 20 nm Al contacts. Based 
on the findings discussed above, we associate the 1st switching in Fig. 7.7(a) with a thermal 
transition due to the Joule heating of the source/drain Al contacts from the peripheral resistive 
elements (bonded wires and chip-mount resistors), and the 2nd switching with the ultra-thin Al or 
Al-Si alloy in the channel, which has the same thermal origin but a higher 𝑇𝐶. 
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Future research on Si-based JJ-FETs can focus on solving the two issues discussed above. 
Efforts can be conducted to improve the Al/Si interface by optimizing the recipe of the in-situ 
hydrogen milling, since the diluted HF etching method cannot provide a perfectly oxide-free 
interface. It is also important for the electrical characterization instrument to provide an ESD free 
environment to prevent the electro-migration or diffusion of the MBE Al. Moreover, 
superconducting bonding wires are preferred for measurements in the dilution refrigerator, in case 
that pre-mature switching of JJs occurs due to Joule heating instead of 𝐼𝐵𝑖𝑎𝑠 exceeding 𝐼𝐶 . 
 
Figure 7.7: Electrical characteristics of a Si-based JJ-FET with Al contacts. (a) 𝑑𝑉/𝑑𝐼 vs. 𝐼𝐵𝑖𝑎𝑠 and 𝑉𝐷𝐶 
vs. 𝐼𝐵𝑖𝑎𝑠 at 𝑇 = 17 mK, presented in the red and blue solid line. (b) 𝑑𝑉/𝑑𝐼 vs. 𝐵𝑍 from 0 to 2 T at 𝑇 = 17 
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mK. 𝐵𝐶 = 35 mT of the 1
st switching is marked with a vertical dashed line. (c) 𝑉𝐷𝐶 vs. 𝐼𝐵𝑖𝑎𝑠 at 𝑇 = 1.5 K. 
(d) Contour plot showing 𝑉𝐷𝐶 vs. 𝐼𝐵𝑖𝑎𝑠 and 𝐵𝑍 at 𝑇 = 17 mK. Figure 7.7: continued. 
 
Figure 7.8: (a) 𝑑𝑉/𝑑𝐼 vs. 𝐵𝑍 at 𝑇 = 17 mK for a Si-based JJ-FET with Al contacts. 𝑅𝑁 of the 1
st switching 
(14 Ω) and the total 𝑅𝑁  of the two switching (23 Ω) are marked by horizontal dashed lines. 𝐵𝑍  values 
corresponding to the two JJs becoming resistive (35 mT and 1.25 T) are labeled with vertical dashed lines. 
(b) 𝐼 − 𝑉  characteristics at 𝑇 =  300 K for the same Si-based JJ-FET, before and after cooling and 
measurements in the dilution refrigerator. 
 
Figure 7.9: SEM images of the Si-based JJ-FET whose electrical measurement results are shown in Fig. 
7.7 and Fig. 7.8, (a) before and (b) after the cooling and measurements in the dilution refrigerator. The three 
terminals gate, drain and source are labeled in both panels.  
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Appendix B: List of Symbols 
𝐴1, 𝐴2  Constants used to calculate SixGe1-x composition with Raman spectrum 
𝐵𝐶  Critical perpendicular magnetic field of superconductor 
𝐵𝑍  Perpendicular magnetic field  
𝐶𝑖𝑡  Interface trap capacitance 
𝐶𝑖𝑗  Entry of material stiffness matrix 
𝐶𝐿  Load capacitance of logic gate 
𝐶𝑜𝑥  Gate oxide capacitance 
𝐶𝑠  Semiconductor capacitance 
𝐶𝑠𝑖𝑚  Simulated capacitance in NextNano 
𝐶Ω  Gate capacitance per unit length for nanowire MOSFET 
𝐶 − 𝑉  Capacitance-voltage 
𝑑  Diameter of nanowire 
𝐷𝑖𝑡  Interface trap density 
𝑑𝑉/𝑑𝐼  AC differential resistance of JJ-FET  
𝑒  Electron charge 
𝐸0  Energy of molecule/crystal ground state 
𝐸𝐶  Conduction band energy 
𝐸𝑒𝑓𝑓  Effective electric field 
𝐸𝑔0  Unstrained bandgap 
𝐸𝐹  Fermi level 
𝑬𝒊𝒏𝒄  Incident light polarization in Raman spectroscopy 
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𝐸𝐽𝐹  JJ-FET total energy 
𝑬𝒔𝒄𝒂𝒕  Scattered light polarization in Raman spectroscopy 
𝐸𝑉  Valence band energy 
𝐺𝑐ℎ  Channel conductance of MOSFET 
𝐺𝑘𝑖𝑛𝑘  Channel conductance where kink occurs 
𝐺𝑁  Normal state channel conductance of MOSFET/JJ-FET 
ℎ  Planck’s constant 
𝐼𝐵𝑖𝑎𝑠  DC biasing current 
𝐼𝐶  Critical current of JJ/JJ-FET 
𝐼𝐷  Drain current of MOSFET 
𝐼𝐷𝑆  Current through JJ-FET 
𝐼𝐽  Josephson current 
𝐼𝑅  Return current of JJ 
𝐼 − 𝑉  Current-voltage 
𝑘𝐵  Boltzmann constant 
𝐿  Length between adjacent pads in TLM device 
𝐿𝐶  Josephson inductance 
𝐿𝐺   Gate length of MOSFET/JJ-FET 
𝑚∗  Effective mass 
𝑚0  Electron mass 
𝑛, 𝑝  Three-dimensional electron or hole density in TCAD simulation 
𝑛2𝐷  Two-dimensional electron density 
𝑛𝑒  Three-dimensional electron density in NextNano simulation   
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𝑃  Power consumption  
𝑝, 𝑞, 𝑟  Phonon deformation potential 
𝑄  Stewart-McCumber parameter 
𝑞𝐺  Channel charge of MOSFET/JJ-FET 
𝑹(𝒊)  Raman tensor 
𝑅2𝑃𝑇  Two-point resistance between adjacent pads in TLM device 
𝑅𝐶  Contact resistance of MOSFET 
𝑅𝑐ℎ  Channel resistance of MOSFET 
𝑅𝑒𝑥𝑡  Nanowire MOSFET extension resistance 
𝑅𝑁  Normal state resistance of JJ/JJ-FET 
𝑅𝑇𝑜𝑡𝑎𝑙  Total resistance of nanowire MOSFET  
𝑆𝑆  Subthreshold swing 
𝑡  Thickness contributing to conduction for TLM device 
𝑇  Temperature 
𝑇𝐶  Critical temperature of superconductor 
𝑡𝑓  Falling delay of logic gate 
𝑡𝐻  Hold time of logic stage 
𝑇𝑖, 𝑇𝑓  Lattice temperature in Abaqus simulation 
𝑡𝑜𝑥  Gate oxide thickness of MOSFET 
𝑡𝑃𝑊  Pulse width time of clock signal 
𝑡𝑟  Rising delay of logic gate 
𝑡𝑠ℎ  Nanowire shell thickness 
𝑉𝐺,𝐻𝑖  Input gate voltage, logic high 
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𝑉𝐺,𝐿𝑜  Input gate voltage, logic low 
𝑉0  Characteristic voltage of JJ/JJ-FET 
𝑉𝐶𝐿𝐾  Clock signal for dynamic JJ-FET logic gate 
𝑉𝐷  Drain voltage of MOSFET 
𝑉𝐷𝐶  DC voltage across JJ-FET  
𝑉𝐷𝐷  Supply voltage of logic circuit 
𝑉𝐷𝑆  Voltage across JJ-FET  
𝑣𝐹  Fermi velocity 
𝑉𝐺  Gate voltage of MOSFET/JJ-FET 
𝑉𝐺 − 𝑉𝑇 Gate overdrive of MOSFET/JJ-FET 
𝑉𝐼𝑁  Input voltage of logic gate 
𝑉𝑘𝑖𝑛𝑘  Gate voltage where kink in occurs of MOSFET/JJ-FET 
𝑉𝑂𝑈𝑇  Output voltage of logic gate 
𝑉𝑇  Threshold voltage of MOSFET/JJ-FET 
𝑉1, 𝑉2  Complimentary pair of SRAM storage value 
𝑊  Channel width of MOSFET/JJ-FET 
𝛼  Constant electric field scaling factor of CMOS 
𝛼,   Generalized scaling factor of CMOS 
𝛼𝑑 , 𝛼𝑤,  Generalized selective scaling factor of CMOS 
𝛼𝑅  Gain factor of JJ-FET logic gate 
𝛽  Transconductance of critical current of JJ-FET 
𝛾  Back-reaction factor of JJ-FET 




𝑖   Energy shift of conduction band valley 𝑖 due to strain 
∆𝐸𝑔,𝑎𝑣  Change of bandgap energy 
𝛥𝐸𝑉  Valence band offset 
𝛿𝐸𝑉  Energy shift of valence band valley due to strain 
𝑖𝑗  Strain tensor 
𝑟  Dielectric constant 
𝜃, 𝜃𝑣 , 𝜃𝜇 Temperature scaling factors of cryogenic CMOS 
𝜆  Electron mean free path 
𝜆𝑖𝑛𝑐  Incident light wavelength in Raman spectroscopy 
𝜆𝑠𝑐𝑎𝑡  Scattered light wavelength in Raman spectroscopy 
𝜇𝑒  Electron field-effect mobility of n-type MOSFET 
𝜇𝑒𝑓𝑓  Carrier effective mobility of MOSFET 
𝜇ℎ  Hole field-effect mobility of p-type MOSFET 
𝜉0  Cooper pair coherence length 
𝜌  Resistivity 
𝜎𝑖𝑗  Stress tensor 
𝜏𝑚𝑖𝑛  Minimum gate delay of the JJ-FET inverter 
𝜑𝑠  MOS surface potential 
𝜑𝑠𝑐  Superconductor macroscopic phase 
𝛹  Cooper pair condensate function 
𝜔𝑖  Strained phonon frequency 
𝜔𝑖0  Unstrained phonon frequency 
Ξ𝑑
𝑖 , Ξ𝑢
𝑖 , 𝑎, 𝑏1, 𝑏2 Band deformation potentials 
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Appendix C: List of Acronyms 
ALD  Atomic layer deposition 
CDS  Core-double-shell 
CMOS  Complementary metal-oxide-semiconductor 
CVD  Chemical vapor deposition 
DIBL  Drain induced barrier lowering 
EBL  Electron beam lithography 
EOT  Effective oxide thickness 
ESD  Electrostatic discharge 
FEM  Finite element method 
GAA  Gate-all-around 
HF  Hydrofluoric acid  
JJ  Josephson junction 
JJ-FET  Josephson junction field-effect transistor 
MBE  Molecular beam epitaxy 
MOSFET Metal-oxide-semiconductor field-effect transistor 
RCSJ  Resistively and Capacitively shunted junction  
RIE  Reactive ion etching 
SEM  Scanning electron microscopy 
SFLS  Supercritical fluid-liquid-solid 
SRAM  Static random access memory 
TEM  Transmission electron microscopy  
TLM  Transfer length measurement 
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ToF-SIMS Time-of-fight secondary ion mass spectrometry  
VCCS  Voltage controlled current source 
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